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Abstract
With voltage scaling to reduce power consumption in scaled transistors the
subthreshold swing is becoming a critical factor influencing the minimum voltage margin
between the transistor on and off-states. Conventional metal-oxide-semiconductor
field-effect transistors (MOSFETs) are fundamentally limited to a 60 mV/dec swing due
to the thermionic emission current transport mechanism at room temperature. Tunnel
field-effect transistors (TFETs) utilize band-to-band tunneling as the current transport
mechanism resulting in the potential for sub-60 mV/dec subthreshold swings and have been
identified as a possible replacement to the MOSFET for low-voltage logic applications.
The TFET operates as a gated p-i-n diode under reverse bias where the gate electrode is
placed over the intrinsic channel allowing for modulation of the tunnel barrier thickness.
When the barrier is sufficiently thin the tunneling probability increases enough to allow for
significant number of electrons to tunnel from the source into the channel.
To date, experimental TFET reports using III-V semiconductors have failed to
produce devices that combine a steep subthreshold swing with a large enough drive current
to compete with scaled CMOS. This study developed the foundations for TFET fabrication
by improving an established Esaki tunnel diode process flow and extending it to include
the addition of a gate electrode to form a TFET. The gating process was developed using
an In0.53Ga0.57As TFET which demonstrated a minimum subthreshold slope of 100 mV/dec.
To address the issue of TFET drive current an InAs/GaSb heterojunction TFET structure
was investigated taking advantage of the smaller tunnel barrier height.

iv

Table of Contents
Title Page ........................................................................................................................... i
Acknowledgements ............................................................................................................ iii
Abstract .............................................................................................................................. iv
Table of Contents ................................................................................................................ v
List of Tables .................................................................................................................... vii
List of Figures .................................................................................................................. viii
List of Symbols ................................................................................................................. xii
List of Acronyms ............................................................................................................. xiv
Chapter 1. Introduction and Motivation.............................................................................. 1
1.1

Organization of the Thesis ................................................................................... 4

Chapter 2. Tunnel Field-Effect Transistor Background ..................................................... 5
2.1

TFET Theory of Operation .................................................................................. 5

2.2

Engineering TFET Drive Current ........................................................................ 8

2.3

Experimental III-V TFETs ................................................................................... 9

Chapter 3. Esaki Tunnel Diode Fabrication Process Optimization .................................. 24
3.1

III-V Esaki Tunnel Diode Fabrication Process Overview ................................. 24

3.2

Electron Beam Lithography ............................................................................... 27

3.3

Optical Lithography Using Pieces and Mixed Mode Lithography .................... 31

3.4

Level 1 Contact Definition using Molybdenum ................................................. 35

3.5

Interlayer Dielectric Planarization ..................................................................... 36

3.6

Low Temperature Tunnel Diode Process Flow .................................................. 38

Chapter 4. TFET Fabrication Process Details................................................................... 42
4.1

Homojunction TFET Fabrication ....................................................................... 42

4.2

Heterojunction TFET Fabrication ...................................................................... 53
v

Chapter 5. Automated Analysis Tools .............................................................................. 58
5.1

SEM Feature Detection and Area Calculation Program .................................... 58

5.2

SEM Image Dimension Annotation Program .................................................... 63

5.3

TFET Analysis Program..................................................................................... 64

Chapter 6. Electrical Results and Device Characterization .............................................. 69
6.1

In0.53Ga0.47As nTFET.......................................................................................... 69

6.2

InAs/GaSb Heterojunction pTFET..................................................................... 82

Chapter 7. Conclusions and Recommendations for Further Investigation ....................... 86
7.1

Conclusions ........................................................................................................ 86

7.2

Recommendation for Future Investigation ......................................................... 87

References ......................................................................................................................... 89
Appendix A. SEM Feature Detection and Area Calculation Program ............................. 94
Appendix B. SEM Image Dimension Annotation Program Source Code ...................... 100
Appendix C. TFET Automated Analysis Source Code .................................................. 104

vi

List of Tables
Table 2.1. Summary of InxGa1-xAs homojunction nTFET device designs ..................... 11
Table 2.2. Summary of In0.53Ga0.47As homojunction nTFETs with the addition of an
In0.7Ga0.3As pocket ......................................................................................... 12
Table 2.3 Summary of heterojunction nTFET and pTFET device designs ................... 13
Table 2.4. Summary of electrical results for homojunction nTFETs.............................. 19
Table 2.5. Summary of electrical results for In0.53Ga0.47As homojunction nTFETs
with In0.7Ga0.3As Pockets ............................................................................... 20
Table 2.6. Summary of electrical results for heterojunction nTFETs and pTFET. ........ 21
Table 4.1. In0.53Ga0.47As Homojunction TFET Sample Parameters ............................... 43
Table 4.2. Resist Processing Parameters ......................................................................... 45
Table 6.1. In0.53Ga0.47As Homojunction TFET Electrical Results .................................. 73

vii

List of Figures
Figure 1.1. (a) Energy band diagram of an nMOSFET showing the lowering of the
source-channel barrier with increasing gate bias. (b) Source electron
carrier distribution showing the Fermi tail that results in a 60 mV/dec
subthreshold slope limit [1]. ......................................................................... 3
Figure 2.1. Energy band diagrams of (a) a tunnel diode operating under reverse bias,
(b) a TFET in the off-state, (c) a TFET in the on-state [6]. .......................... 6
Figure 2.2. Band diagrams of a III-V (a) homojunction, (b) homojunction with
pocket, (c) type-II staggered gap, and (d) type-III broken gap TFET. ....... 10
Figure 2.3. Cross-section schematics of vertical mesa TFETs from (a) UT Austin,
(b) Intel [13], (c) Penn State [14]. In this design the gate is placed on the
side of an etched III-V mesa. ...................................................................... 14
Figure 2.4. Cross-section schematics of (a) an early TFET with tunneling normal to
the gate [25] and a later design that included a higher doped drain contact
to reduce series resistance [11]. .................................................................. 16
Figure 2.5. (a) SEM image of a fabricated InAsSb/GaSb nanowire TFET [27]. (b)
Cross-section schematic of an InAs/Si nanowire pTFET [12]. .................. 17
Figure 2.6. Schematic of a lateral InAs nanoribbon TFET. Figure reprinted with
permission from [18]................................................................................... 18
Figure 2.7. Comparison of experimental TFET data for VD = VGS - Voff = 0.5V. (a)
Trend of increasing ION as EOT is scaled down for the three types of
junction. (b) Relationship between EOT and on-to-off current ratio and
(c) drive current and on-to-off current ratio. ............................................... 23
Figure 3.1. Tunnel diode process flow cross-sectional schematics. a) Formation of
level 1 contact metal. b) Self-aligned mesa isolation etch to form the TD.
c) Device planarization using a spin on ILD. d) Formation of level 2
contact metal. .............................................................................................. 25
Figure 3.2. SEM image of a completed TD showing metal 2 covering metal 1, BCB,
and fencing on the perimeter of the metal 2 pad. ........................................ 26
Figure 3.3. SEM images of 500 nm side length mask defined features in dilute
nLOF 2020 at varying exposures doses. 31 µC/cm2 is closest to the mask
defined size. ................................................................................................ 29

viii

Figure 3.4. Variation of exposure dose on feature area in dilute nLOF 2020 for 1 µm,
500 nm, 300 nm, and 200 nm mask defined features. 31 µC/cm2 is the
optimal dose for all of the features. ............................................................ 30
Figure 3.5. Angled SEM image of ARCH 8250/LOR5A bilayer resist stack exposed
with an 8 µC/cm2 exposure dose................................................................. 30
Figure 3.6. Schematic of the GCA stepper piece parts paddle. ..................................... 31
Figure 3.7. First level exposure procedure for pieces using the GCA stepper. ............. 32
Figure 3.8. Mo metal profiles following dry etch using a (a) ma-N resist mask and
plasma etch, (b) nLOF resist mask and plasma etch, and (c) nLOF resist
mask and RIE. ............................................................................................. 37
Figure 3.9. Low Temperature TD Mask Layout. The diodes (solid black objects)
inside the dashed box are written by EBL. Devices outside are patterned
using optical lithography. The text, alignment marks, and large ground
plane (solid grey objects) are patterned using optical lithography. The
cross-hatched features define level 2 metal. ............................................... 38
Figure 3.10. Low temperature TD fabrication process cross-section schematics. a)
Liftoff of Al on blanket sputtered Mo film using an optical lithography
process. b) EBL definition of sub-micron features in nLOF resist
registered to Al alignment marks. c) RIE etch of Mo using Al and nLOF
as etch masks. d) Self-aligned citric acid mesa isolation etch. e) BCB ILD
planarization and etchback. f) Liftoff of metal 2 using an optical
lithography patterned resist. ........................................................................ 39
Figure 3.11. Low temperature I-V characteristics of a InAs/GaSb TD. .......................... 41
Figure 4.1. Homojunction TFET fabrication process cross-section schematics. .......... 44
Figure 4.2. First 200 s of the Al2O3 oxide deposition. The first 10 pulses are TMA to
reduce native oxides. The remaining 16 pulses alternate between TMA
and H2O representing the first 8 deposition cycles. .................................... 46
Figure 4.3. Al2O3 gate oxide ALD process. .................................................................. 47
Figure 4.4. Optical TFET die layout. The drain contact is shown as solid features,
the mesa is defined by the crosshatched shapes and the gate electrode is
defined by the half-tone shapes surrounding the mesa. .............................. 49
Figure 4.5. Tilted SEM images showing increased mesa sidewall surface roughness
when etched using a resist mask (a) as compared to a Mo hardmask (b). .. 50

ix

Figure 4.6. Sub-micron TFET layout. The mesa (L1 lithography) is defined by the
crosshatched shapes, the drain contact (L2 lithography) is shown as solid
features, and the gate electrode (L3 lithography) is defined by the halftone shapes surrounding the mesa............................................................... 52
Figure 4.7. Large area TFET layout written by EBL. The mesa (L1 lithography) is
defined by the crosshatched shapes, the drain contact (L2 lithography) is
shown as solid features, and the gate electrode (L3 lithography) is
defined by the half-tone shapes surrounding the mesa. .............................. 53
Figure 4.8. Large area TFET layout with gated fingers written by EBL. The mesa
(L1 lithography) is defined by the crosshatched shapes, the drain contact
(L2 lithography) is shown as solid features, and the gate electrode (L3
lithography) is defined by the half-tone shapes surrounding the mesa. ...... 54
Figure 4.9. Broken Gap TFET fabrication process cross-section schematics. .............. 55
Figure 4.10. Tilted SEM images showing sample BG-1 following the GaSb mesa
etch. ............................................................................................................. 56
Figure 5.1. MATLAB SEM Area Analysis program GUI. ........................................... 59
Figure 5.2. Method 8 analysis procedure. (a) Initial SEM Image, (b) subtract mean
value, (c) multiply intensity by 10 and apply noise filters, (d) convert
image to black and white, (e) remove any white areas smaller than a user
defined minimum area, (f) show the detected feature outline on the initial
image. .......................................................................................................... 61
Figure 5.3. Method 4 analysis procedure. (a) Initial SEM Image, (b) apply noise
filter, (c) use standard deviation to detect a feature edge, (d) convert
image to black and white, (e) fill in any enclosed features, (f) remove any
white areas smaller than a user defined minimum area, (g) show the
detected feature outline on the initial image. .............................................. 62
Figure 5.4. SEM Image Dimension Annotation Program GUI. .................................... 64
Figure 5.5. TFET Analysis Program GUI. .................................................................... 65
Figure 6.1. In0.53Ga0.47As nTFET epitaxial layer structure. .......................................... 69
Figure 6.2. Intrinsic pin diode characteristic for the In0.53Ga0.47As nTFET. ................. 70
Figure 6.3. Mo/Al2O3/In0.53Ga0.47As
MOS
capacitor
Capacitance-Voltage
frequency response...................................................................................... 71
Figure 6.4. (a) ID-VD and (b) ID-VG characteristics of a device from sample HoJ-1. .... 72

x

Figure 6.5. (a) ID-VD and (b) ID-VG characteristics of a device from sample HoJ-2
before annealing. ......................................................................................... 74
Figure 6.6. ID-VG characteristics comparison for sample HoJ-1 and HoJ-2. ................. 74
Figure 6.7. (a) Impact of forming gas anneal on TFET IDS-VGS characteristics. A
reduction in hysteresis and IOFF is observed along with a positive shift in
Vt. Arrows indicate VGS sweep direction. (b) Thermocouple temperature
output of the anneal with time. ................................................................... 75
Figure 6.8. IDS-VGS characteristics of large area device from sample HoJ-3 plotted on
a semi-log (a, c) and linear (b, d) before (a,b) and after (c,d) a 330°C
forming gas anneal. ..................................................................................... 77
Figure 6.9. (a) IDS-VGS characteristics and (b) point-by-point S of a large area device
from HoJ-3 before and after annealing in forming gas. .............................. 78
Figure 6.10. (a) IDS-VGS characteristics and (b) S extraction of a scaled mesa area
device from sample HoJ-3. ......................................................................... 79
Figure 6.11. SEM image of a device with multiple 300 nm wide gated fingers from
sample HoJ-3. ............................................................................................. 79
Figure 6.12. (a) IDS-VGS characteristics and (b) Subthreshold slope extraction of a
HoJ-3 device with a large contact mesa and 5 gated fingers. ..................... 80
Figure 6.13. IDS-VDS characteristics of a device with five gated fingers from HoJ-3. ..... 80
Figure 6.14. E-k band diagram for In0.53Ga0.47As [47]. ................................................... 81
Figure 6.15. Comparison of experimental TFET data. (a) Trend of increasing ION as
EOT is scaled down. (b) Relationship between EOT and on-to-off current
ratio and (c) drive current and on-to-off current ratio................................. 82
Figure 6.16. Broken gap pTFET epitaxial layer structure. .............................................. 82
Figure 6.17. SIMS analysis of the InAs/GaSb broken gap pTFET sample..................... 83
Figure 6.18. (a) Diode I-V characteristic for the InAs/GaSb pTFET for diodes of
various areas. (b) Scaling of the tunnel diode peak current with area. ....... 84
Figure 6.19. IDS-VSD characteristics of a p-channel BG TFET showing minimal gate
modulation. ................................................................................................. 85

xi

List of Symbols
A

Device Area

C

Capacitance

CD

MOSFET Depletion Capacitance

Cox

Gate Oxide Capacitance

Dit

Interface State Density
Electric Field

Eg

Semiconductor Band Gap

f

Clock Frequency
Reduced Plank Constant

I

Current

I0

Diode Dark Current

ID

Drain Current

Imax

Maximum Drain Current

Imin

Minimum Drain Current

Ioff

Off Current

Ion

On Current

IP

Tunnel Diode Peak Current

It

Drain Current at Vt

IV

Tunnel Diode Valley Current

IZ

Zener Tunnel Current

k

Boltzmann’s Constant

κ

Dielectric Constant

L

Sample Horizontal Length

m*

Effective Mass

me

Electron Mass

mag

SEM Image Magnification

n

Diode Ideality Factor

NA

P-Type Doping Density

nCol

Number of Columns in Exposure Array

nRow

Number of Rows in Exposure Array
xii

ND

N-Type Doping Density

pixelScale

Physical Distance Per Pixel in an SEM Image

q

Electronic Charge

S

Subthreshold Slope

Seff

Effective Subthreshold Slope

SSmin

Minimum Subthreshold Slope

T

Temperature

TWKB

Tunneling Probability

V

Voltage

Vapplied

Applied Voltage

VD

Drain Voltage

Vdd

Power Supply Voltage

VGS

Gate Voltage

Vmax

Drain Voltage associated with Imax

Vmin

Drain Voltage associated with Imin

Voff

Drain Voltage associated with Ioff

VR

Applied Diode Reverse Bias

Vt

Threshold Voltage

ΔVD

Drain Voltage Increment Between Adjacent Measured Points

ΔVG

Gate Voltage Increment Between Adjacent Measured Points

W

Sample Vertical Width

x

In Mole Fraction

x

Horizontal Stage Offset

xStep

Distance Between Center of Adjacent Columns

y

Vertical Stage Offset

yStep

Distance Between Center of Adjacent Rows

xiii

List of Acronyms
ALD

Atomic Layer Deposition

BCB

divinylsiloxane-bis-benzocyclobutene

BG

Broken-Gap Semiconductor

BOE

Buffered Oxide Etch

BTBT

Band-to-Band Tunneling

CAR

Chemically Amplified Resist

CMOS

Complementary Metal Oxide Semiconductor

DI

De-Ionized

EBL

Electron Beam Lithography

EOT

Equivalent Oxide Thickness

FG

Forming Gas

GUI

Graphical User Interface

HMDS

Hexamethyldisilizane

HoJ

Homojunction

IC

Integrated Circuit

ILD

Interlayer Dielectric

IPA

Isopropyl Alcohol

MBE

Molecular Beam Epitaxy

MOCVD

Metal Organic Chemical Vapor Deposition

MOSFET

Metal-Oxide-Semiconductor Field-Effect Transistor

ND

University of Notre Dame

NDR

Negative Differential Resistance

NPGS

Nanometer Pattern Generation System

NR

Nanoribbon

NW

Nanowire

PAB

Post Application Bake

PDB

Post Develop Bake

PEB

Post Exposure Bake

PGMEA

Propylene Glycol Monomethyl Ether Acetate

PMMA

Poly(Methyl Methacrylate)
xiv

PVCR

Peak-to-Valley Current Ratio

RIE

Reactive-Ion Etch

RIT

Rochester Institute of Technology

SEM

Scanning Electron Microscope

SIMS

Secondary Ion Mass Spectroscopy

SMFL

RIT Semiconductor and Microsystems Fabrication Laboratory

SMU

Source Measure Unit

SOI

Silicon-on-Insulator

SRH

Shockley-Read-Hall

TAT

Trap-Assisted Tunneling

TD

Esaki Tunnel Diode

TFET

Tunnel Field-Effect Transistor

TMA

Trimethylaluminum

TMAH

Tetramethylammonium Hydroxide

URNano

University of Rochester Integrated Nanosystems Center

WKB

Wentzel-Kramers-Brillouin

xv

Chapter 1

Introduction and Motivation
One of the greatest challenges facing the CMOS logic community is how to produce
the next generation of high performance, low power devices while maintaining
performance and reducing power consumption. With a large density of small transistor
geometries and fast clock speeds the need to address issues with both dynamic and static
2

power has arisen. Dynamic power in a transistor is proportional to CfVdd where C is the
load capacitance, f is the frequency of operation and Vdd is the supply voltage. Reducing
the supply voltage is the best approach to reducing dynamic power due to the squared
dependence. Top processor clock speeds have remained mostly constant over the past few
generations so as to not consume more power. Acting against the power savings is the
increased gate capacitance that is a result of thinning the gate oxide to smaller equivalent
oxide thicknesses (EOT). Addressing the static power requires an examination of gate
leakage currents and switching characteristics [1]. Gate leakage is being addressed using
high-κ gate dielectrics which allow for thicker films which reduces the tunneling through
the gate oxide while maintaining the same electrostatic control. To minimize losses during
switching a steep switching slope, S, and small voltage range is preferable. The reduction
of S and Vdd are both addressed by using the tunnel field-effect transistor (TFET) which
uses quantum mechanical band-to-band tunneling (BTBT) as the current transport
mechanism.
To further understand the motivation for the TFET it is useful to provide a deeper
examination into the scaling limitations of MOSFETs, particularly pertaining to the

1

switching characteristic as Vdd is reduced. Since a large on current is needed to drive logic
operations Vdd must be sufficiently larger than the threshold voltage, Vt, to provide the
necessary current modulation to drive the next stage while still maintaining a distinct
off-state. This requires that the difference between the on (Ion) and off (Ioff) states span
several orders of magnitude. Therefore Vt must also be reduced with scaling to provide a
sufficient gate overdrive and maintain performance. However, with Vdd reduced, the
voltage margin that the transistor has to switch between the off and on-state is also reduced.
The rate at which the transistor can switch states is described by S, shown in (1.1), where
ID is the drain current and VGS is the gate voltage.

 d ln  I D  
S  ln 10  

 dVGS 

1

(1.1)

Unlike other parameters involved with scaling, S has a theoretical lower limit as a
result of carrier statistics that ultimately limits the scalability of Vdd. Current transport in a
MOSFET requires the modulation of the energy barrier in the channel region of the device
as seen in Figure 1.1a. As the barrier is decreased the combination of Fermi-Dirac statistics
and the density of states dictates that there will be a greater probability for a carrier to exist
with enough energy to surmount the barrier and move into the channel by thermionic
emission. Therefore, when the gate bias is initially increased there will be a limited number
of carriers with enough energy to surmount the barrier due to the exponential fall off of
carriers with increasing energy as shown by the Fermi tail depicted in Figure 1.1b [1]. As
there is a small change in the available number of carriers for a change in gate voltage the
current will be limited, leading to the theoretical limit of S.
In a MOSFET, S is given by

2

Figure 1.1. (a) Energy band diagram of an nMOSFET showing the lowering of the sourcechannel barrier with increasing gate bias. (b) Source electron carrier distribution showing
the Fermi tail that results in a 60 mV/dec subthreshold slope limit [1]. Figure © 2010 IEEE.

S

kT Cox  CD
ln 10 
q
Cox

(1.2)

where Cox is the oxide capacitance, CD is the depletion capacitance in the semiconductor
channel, T is absolute temperature, k is Boltzmann’s constant, and q is the electronic charge
[2]. In the case of a very thin oxide where the gate directly controls the surface potential in
the channel, S limits to
S

kT
ln 10 
q

(1.3)

which is the fundamental limit of about 60 mV/dec at 300 K. It should be noted that there
is a linear dependence of S on temperature and electronics often operate at temperatures
greater than 300 K, further reducing this value.
In tunneling-based devices, such as the TFET, carriers do not surmount a barrier.
Instead they tunnel through the bandgap by BTBT. Since the TFET does not use thermionic
emission as the source injection mechanism it is not subject to the same derivation of the
60 mV/dec limit. TFETs have been experimentally investigated in a variety of material
3

systems. Si and Ge devices have been shown to have limited drive current due to a large
tunnel barrier, making them impractical as a CMOS replacement, but demonstrated S less
than 60 mV/dec [3-5]. III-V TFETs have been demonstrated to have larger drive currents
than group IV devices and will be the focus of this work.
1.1

Organization of the Thesis
The thesis is divided into six chapters. The first chapter provides the motivation for

this work. Chapter 2 then discusses the operation principles of the TFET and gives an
overview of experimental results published in literature. Chapter 3 progresses into
processing of tunnel diodes at Rochester Institute of Technology (RIT). Process
improvements that were made to the established sub-micron Esaki tunnel diode fabrication
process are described with a primary focus given to the process modules used as a part of
TFET fabrication. Chapter 4 continues the fabrication details by describing the fabrication
processes used to realize an n-channel homojunction TFET in In0.53Ga0.47As and a
p-channel heterojunction TFET in InAs/GaSb. Chapter 5 describes the functionality of
several software tools programmed to simplify data analysis. Finally, Chapter 6 examines
the electrical characteristics of the two fabricated TFET structures.

4

Chapter 2

Tunnel Field-Effect Transistor Background
2.1

TFET Theory of Operation
In operation, TFETs make use of BTBT to establish current flow. BTBT will occur

as Zener tunneling when a p+/n+ junction is under reverse bias, forming a narrow energy
barrier and large electric field as shown in Figure 2.1a. With available electrons in the
valence band on the source side and an empty state in the conduction band on the drain
side, the electron can tunnel through the barrier resulting in Zener current flow and the
on-state operation of the TFET. To create this setup most TFETs are structured as p-i-n
diodes under reverse bias with a gate electrode aligned to the intrinsic region of the diode.
To be analogous to the MOSFET, in an nTFET the source is the p-region and acts as the
source of electrons. The channel is the gated intrinsic region and the drain is the n-region.
This allows for the same voltage conventions to be used as in an nMOSFET. When there
is no applied VGS, a wide barrier exists at the source-channel junction, that is ideally the
length of the channel, and negligible tunneling occurs (Figure 2.1b). In this state there is
also a very large diffusion barrier establishing a low current off-state. When a positive bias
is applied, the bands in the intrinsic region are pushed down creating a channel that begins
to appear n-type. As VGS is further increased the energy barrier is reduced until the
tunneling probability increases to the point where there is a significant current flow
(Figure 2.1c). Conversely to the nTFET, the source in the pTFET is the n-region which
allows for injection of holes into the channel. As in the pMOSFET, negative gate and drain
voltages are used to turn the pTFET on. Given this setup the TFET can act as an ambipolar
device if the source and drain are doped appropriately and the gate can modulate the
5

Figure 2.1. Energy band diagrams of (a) a tunnel diode operating under reverse bias, (b)
a TFET in the off-state, (c) a TFET in the on-state [6]. Figure © 2010 IEEE.
channel well.
As the driving motivation for the TFET is the sub-60 mV/dec S, a brief examination
of the fundamentals of S in the TFET following the methodologies in [2, 6-9] is given. The
definition of S remains the same as for the MOSFET and is calculated using (1.1). To apply
(1.1) an expression for ID is needed. As the TFET operates on Zener tunneling current (ID
= IZ) (2.1) can be applied [2] with the assumption that the bulk Zener tunneling current will
have a similar form as that of the surface channel that is formed in the TFET. Note that
(2.1) differs by a factor of 2 from the version in [2] based on comments in [6].

2m* q3 A VR
IZ 
TWKB .
8 2 2 Eg

(2.1)

Equation (2.1) is based on the Wentzel-Kramers-Brillouin (WKB) approximation for the
tunneling probability (TWKB),
 4 2m* E 3/2
g
TWKB  exp  

3q



 ,



which assumes a non-rapidly varying triangular potential barrier.
6

(2.2)

is the reduced Plank’s constant, Eg is the

In the two preceding equations
semiconductor band gap,

is the electric field, A is the junction cross-sectional area, m*

is the tunneling effective mass, and VR is the reverse bias on the junction that is capacitively
controlled by the gate in the TFET.
By grouping the material-dependent constants together as α and β, (2.1) and (2.2)
can be rewritten as

 
I Z   VR exp    .



(2.3)

To apply (1.1), ln(IZ) is calculated as follows.
ln  I Z   ln  VR  



(2.4)

Taking the derivative of (2.4) with respect to Vgs, S becomes
1

 1 dVR
 d 
S  ln 10  
 2
 .
dVGS 
VR dVGS

(2.5)

S will be minimized by maximizing the individual terms in (2.5). For the first term, a thin
oxide will allow the gate to have nearly direct control of VR such that dVR/dVGS → 1 and
VR → VGS. In this ideal case the degree of reverse bias is directly controlled by VGS and S
becomes
1

 1
 d 
S  ln 10  
 2
 .
dVGS 
VGS

(2.6)

There are several notable differences in the form of S for the TFET versus that for the
MOSFET. The most notable difference is the strong dependence on VGS. If only the first
term in (2.6) is considered, S will limit to 0 mV/dec as VGS → 0 V and will be below
60 mV/dec for only VGS < 26 mV. The sub-60 mV/dec range is extended to larger VGS by
7

the inclusion of the second term since as VGS is increased

is also increased. However, S

will still eventually rise above 60 mV/dec with further increasing VGS. The sub-60 mV/dec
range will also be determined by the material parameters included in β (Eg, m*) and by the
doping concentration which positions the Fermi level and impacts the electric field strength
[8]. The second difference is the lack of direct dependence on temperature. Instead there is
only a weak dependence on temperature within the material parameters such as Eg and m*
which is an additional benefit of the BTBT transport mechanism.
For circuit design having a gate voltage-dependent S is non-ideal since a large drive
current and several orders of magnitude of current modulation between the off and
on-states are required for logic applications [8]. Therefore it is more practical to examine
an effective S, Seff, for a TFET as given in (2.7) [6].

Seff 

Vt  Voff
 I
log  t
I
 off





(2.7)

A drawback to this definition is the arbitrary determination of the threshold (Vt) and off
(Voff) voltages and associated currents (It, Ioff). Within literature there have been several
definitions used. For instance, Mohata et al. defined Ioff as 5 nA/μm and Vt = (VGS + Voff) / 2
[10] while Zhou et al. defined Ioff as the minimum current using the same threshold as
Mohata [11]. Riel et al. took a different approach by averaging S over two or three orders
of magnitude of current [12].
2.2

Engineering TFET Drive Current
Optimization of tunneling current relies on the ability to engineer the tunnel barrier.

To enhance tunneling it is desirable to maximize the tunneling probability. An examination
of (2.2) shows that this can be accomplished by using narrow Eg and light m* materials as
8

well as maximizing the electric field. III-V semiconductors such as In0.53Ga0.47As (Eg
= 0.74 eV, m* = 0.023me), InAs (Eg = 0.35 eV, m* = 0.012me), and InSb (Eg = 0.17 eV,
m* = 0.007me) all have bandgaps and effective masses less than that of Si (Eg = 1.11 eV,
m* = 0.16me) [6]. These improvements also work to enhance the current in the exponential
pre-factor in (2.1). Both

and VR will also be enhanced by improved gate control which

is accomplished using a high quality, thin EOT, high-κ gate oxide as well as having abrupt
doping profiles and a well-aligned gate electrode.
Improved gate control requires the gate metal to be placed accurately over the
channel [6]. If the gate were to overlap the source-channel junction the gate bias will begin
to deplete carriers in the source limiting the number of carriers available for tunneling. If
the gate were to underlap the source there would be decreased electrostatic control of the
tunnel barrier resulting in a decrease of

and VR in (2.1). On the other side of the channel,

an underlap of the drain can add a potential barrier which carriers must overcome or tunnel
through.
2.3

Experimental III-V TFETs
Initial experimental TFETs examined Si and Ge devices, some of which

demonstrated S below 60 mV/dec at room temperature [3, 4]; however, they failed to
achieve the necessary drive current to compete with CMOS. Therefore, the field has largely
moved to studying III-V semiconductor homojunction and, more recently, heterojunction
TFETs due to their smaller, direct bandgaps and tunnel barriers. To date, there have been
many material systems investigated and different experimental geometries used.
2.3.1

Semiconductor Choices
Bandgap engineering is an important component of III-V device design. Figure 2.2
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shows band diagrams of the possible band alignments. A TFET can be fabricated using a
single semiconductor material in the case of the homojunction (Figure 2.2a). Alternatively
the tunnel barrier at the source-channel boundary can be engineered using the addition of
a pocket material that has a narrower bandgap (Figure 2.2b). Heterojunction devices can
also be fabricated using separate semiconductors to engineer the source-channel barrier.
By choosing two materials with different band offsets a type-I, II or III heterojunction can
be formed. In the type-I junction the conduction and valence bands of one semiconductor
fall within the bandgap of the second. The type-II heterojunction has a staggered gap profile
(Figure 2.2c) where the conduction band of one semiconductor falls within the bandgap of
the second and the valence band of the first semiconductor is below the valence band of
the second. The final profile is the type-III broken gap alignment (Figure 2.2d) where the
entire bandgap of one material is below that of the second.
2.3.1.1 Homojunction TFETs
Homojunction TFETs consist of a single semiconductor material for the source,
channel, and drain. The experimental homojunction TFETs have been members of the
InxGa1-xAs ternary system with x = 0.53 [13-17], 0.7 [10, 16], and 1 [18]. The varying In
mole fraction, x, allows Eg to be reduced from 0.74 eV to 0.59 eV to 0.35 eV.

Standard
Homojunction

(a)

Homojunction
With Pocket

Type-II
Staggered Gap

(b)

(c)

Type-III
Broken Gap

(d)

Figure 2.2. Band diagrams of a III-V (a) homojunction, (b) homojunction with pocket,
(c) type-II staggered gap, and (d) type-III broken gap TFET.
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Table 2.1. Summary of InxGa1-xAs homojunction nTFET device designs
Study

In Mole NA (x 1020) ND (x 1020)
Thickness [nm]
-3
-3
[cm
]
[cm
]
Fraction
Source Channel Drain

Device Type

EOT [nm]

[13]

0.53

0.5

0.5

60

100

40

Mesa

1.1, 1.45, 1.6, 2.4

[14]

0.53

0.5

0.1

260

100

260

Mesa

2.25

[15]

0.53

1

0.5

60

100

300

Mesa

4.5

[19]

0.53

1

0.5

60

100

300

Mesa

2.25

[10]

0.70

1

0.01

10

150

200

Mesa

2

[16]
[16]

0.53
0.70

-

-

200
200

100
150

300
300

Mesa
Mesa

1.5
1.5

[17]

0.53

-

0.009

300

100

90

Mesa

1.3, 1.5, 1.6

[18]

1

0.1

0.001

-

2500

-

NR

1.2

A comparison of device designs is given in Table 2.1. With the exception of a planar
InAs nanoribbon (NR) device [18], the homojunction devices were all based on vertical
mesa structures. Between different groups and device designs the source doping was varied
over an order of magnitude between 1×1019 and 1×1020 cm-3. In addition EOT was varied
between 1.1 and 4.5 nm.
2.3.1.2 Homojunction TFETs with Pockets
To improve upon the homojunction TFET bandgap engineering can be used to form
a heterojunction with a narrower bandgap material at the point of tunneling to improve the
tunneling probability and drive current. For the In0.53Ga0.47As homojunction TFET (Eg
= 0.74 eV) this is accomplished by the addition of an In0.7Ga0.3As pocket (Eg = 0.59 eV) at
the source-channel interface. While this forms a heterojunction, for the purpose of this
study they are analyzed separately as the bulk of the device (source, channel, and drain) is
In0.53Ga0.47As. The pockets have included a 6 nm intrinsic In 0.7Ga0.3As layer due to the
narrower bandgap [13], a 3 nm n+ In0.53Ga0.47As layer which reduces the barrier width [19],
a p+/i In0.7Ga0.3As layer [17, 20-22] or a p+/n+ In0.7Ga0.3As layer[22] for a thinner and
narrower barrier. Table 2.2 summarizes the designs of these TFETs, all of which were
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Table 2.2. Summary of In0.53Ga0.47As homojunction nTFETs with the addition of an
In0.7Ga0.3As pocket
NA (x 1020)
Study
[cm-3]

ND (x 1020)
-3

[cm ]

Thickness

[nm]

In0.7Ga0.3As Pocketa)
20

EOT
-3

Source ChannelDrainThickness [nm] N (x 10 ) [cm ]

[nm]

[13]

0.2

0.4

60

100

40

6 (i)

i

1.1, 1.15

[13]

1

0.4

60

100

40

6 (i)

i

1.1, 1.15

[19]

1

0.5

60

100

300

3 (n+)

0.5

2.25

[20]

-

-

300

100

30

6 (p+) / 6 (i)

-

1.4, 2.4

[21]

-

0.001

300

100

30

6 (p+) / 6 (i)

0.2

1.2, 1.4, 1.8

[22]

-

0.009

300

100

30

6 (p+) / 6 (i)

0.2

1.2

[22]

-

0.009

300

100

`30 6 (p+) / 6 (n+)

0.2 /0.02

1.2

[17]

-

0.001

300

100

30

6 (p+) / 6 (i)

0.2

1.2, 1.4, 1.8

[17]

-

0.001

300

100

30

8 (p+) / 4 (i)

0.2

1.3, 1.5, 1.6, 1.7

fabricated with the vertical mesa approach. The variation in doping and EOT was similar
to the homojunction devices.
2.3.1.3 Heterojunction TFETs
The final type of junction is the heterojunction TFET where the source material is
different from the channel and drain. This allows for a variety of tunnel barriers to be
engineered. A type-I heterojunction TFET was fabricated using the InP/In 0.53Ga0.47As
system [23, 24]. Staggered gap devices were fabricated using GaAs0.5Sb0.5/In0.53Ga0.47As
[16,

19],

GaAs0.4Sb0.6/In0.65Ga0.35As

[10],

GaAs0.35Sb0.65/In0.7Ga0.3As

[10,

16],

Al0.45Ga0.55Sb/InAs [25, 26], and InAs/Si [12] junctions.
Type-III broken gap devices have been demonstrated in GaSb/InAsSb [27] and
GaSb/InAs [11]. Moving towards the staggered and broken gap band alignments allows
for thinner tunnel barriers compared to the previous two designs. The design properties of
the heterojunction TFETs are given in Table 2.3. A variety of fabrication approaches were
used for the heterojunction devices including the vertical mesa design, a variation on the
mesa approach used by Notre Dame (ND), and nanowire (NW) devices. The variety of
12

Table 2.3 Summary of heterojunction nTFET and pTFET device designs
Study

-3

-3

Thickness [nm]a)

[cm ]

[cm ]

[19]

1

0.5

60

100

[10]

1

0.01

10

[10]

1

0.01

[16]
[16]

-

[27]

-

[23]
[25]
[26]
[24]
[11]
[12]e)
a)

NA (x 1020) a) ND (x 1020) a)

0.12
0.04
0.1
0.12
0.04
0.5

Material
Source

Channel/Drain

Type

[nm]

300

GaAs0.5Sb0.5

In0.53Ga0.47As

Mesa

2.25

150

200

GaAs0.4Sb0.6

In0.65Ga0.35As

Mesa 1.75, 2

10

150

200

GaAs0.35Sb0.65

In0.7Ga0.3As

Mesa 1.75, 2

-

200
200

100
100

300
300

GaAs0.5Sb0.5
GaAs0.35Sb0.65

In0.53Ga0.47As
In0.7Ga0.3As

Mesa
Mesa

1.5
1.5

-

600

200b)

360b)

GaSb

InAsSb

NW

-

ND

3.4

ND

3.4

ND

1.6

ND

1.3

ND
NW

1.3
3.6

0.1
0.001
0.001
0.1
0.001
0.005

Source Channel Drain

Device EOT

12
30
40
12
50
600

6

9

15, 22, 30
d)

15

6
d)

6
150

d)
d)

15

9
d)

6
400

InP

InxGa1-xAs

Al0.45Ga0.55Sb

InAs

Al0.45Ga0.55Sb

InAs

InP

InxGa1-xAs

GaSb
InAs

InAs
Si

c)

c)

Thickness and doping information are given for the for the layer adjacent to the channel.

b)

The channel and drain consist of the same material at the same doping. The channel for this device is defined
as the gate length.
c)
The channel was graded from x = 1 at the source to x = 0.53 at the drain.
d)
e)

The channel and drain are the same layer.

This is a pTFET (NA is the drain doping, ND is the source doping).

fabrication approaches and material systems results in a larger variation in device
parameters including the source doping which varied between 4×1018 and 1×1020 cm-3.
2.3.2

Fabrication Methodology
There are several device geometries that have been used in the fabrication of TFETs

making use of epitaxially grown junctions for the source, channel, and drain regions. In
most designs the geometry is determined by the methods used to etch the layers and isolate
the devices as well as the placement of the gate. In the vertical mesa approach the device
is isolated by etching the semiconductor in the field and placing the gate on the sidewall of
the mesa. The method pursued by Notre Dame is to form a mesa to isolate devices but the
gate is placed on the top of the mesa on a thin channel region. This allows for the tunneling
direction to be normal to the gate field. Alternatively, it is possible to selectively grow
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nanowire junctions and use a wrap-around gate. The final design is a lateral device formed
by a layer transfer technique.
2.3.2.1 Vertical Mesa TFETs
III-V device design relies heavily on epitaxy for forming device layers. Molecular
beam epitaxy (MBE) is a well-established technique used for growing III-V structures with
controllable in situ doping, sharp junctions, and accurate thickness control. Using this
technique the source, channel, and drain can be grown vertically on a bulk substrate. A
mesa etch is then used to define individual devices. In these devices current transport is
normal to the substrate and a gate is placed on the sidewall to modulate the tunnel barrier
as seen in the cross-section schematics in Figure 2.3. There are three primary research
groups using the vertical mesa design: UT Austin (Figure 2.3a) [17, 20-22], Intel
(Figure 2.3b) [13], and Penn State (Figure 2.3c) [10, 14-16, 19, 28].
In the vertical mesa design a large component of the off current will be the reverse
bias leakage of the p-i-n diode which is caused by Shockley-Read-Hall (SRH) generation
and recombination [2, 28]. As seen in Figure 2.3a many earlier designs [15, 17, 19-22]
required large mesa areas (tens of microns) to be able to probe the top contact during

(a)
(b)
(c)
Figure 2.3. Cross-section schematics of vertical mesa TFETs from (a) UT Austin, (b) Intel
[13], (c) Penn State [14]. In this design the gate is placed on the side of an etched III-V
mesa. Figure (a) reprinted with permission from [22]. © 2011, AIP Publishing LLC.
Figures (b) and (c) © 2011 IEEE.
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mesa (Figure 2.3b) [13]. Mohata et al. etched smaller mesas and then used an interlayer
electrical testing leading to increased leakage currents. Dewey et al. minimized this by
dielectric to create a larger contact pad which allowed for an examination of scalability
down to a 250 nm mesa width [10, 14, 16].
One of the challenges of the vertical mesa approach is the ability to controllably
place the gate on a specific portion of the sidewall. The gate over or underlap can result in
decreased performance for the reasons detailed above.
2.3.2.2 Notre Dame Approach: Mesa TFETs with Tunneling Normal to the Gate
Notre Dame has designed their devices to have the gate electric field aligned to the
tunneling direction. In this design there is no longer a p-i-n diode configuration. Instead
the top epitaxy layer is grown very thin and acts as the channel and drain. The gate is placed
in the center of the mesa with the drain surrounding it. The source is then etched until the
drain is fully undercut using selective wet etching. Figure 2.4a shows a cross-section of
this device type. This configuration is reported to enhance the tunneling current and reduce
subthreshold slope from the alignment of the gate field with the tunneling direction [6, 23].
While the tunneling may be enhanced by the gate field direction this design has
several drawbacks. First, the gate must be able to modulate the tunnel barrier through the
entire thickness of the channel layer. Second, there is significant series resistance inherent
to this device design. To reach the drain, current must make a 90 degree bend at the tunnel
junction when traveling from the source. Additionally, the drain layer is thin (≤ 30 nm),
which limits the cross-sectional area current can flow through, and is lightly doped since it
also acts as the channel. Both of those effects add to the series resistance. To attempt to
mitigate the effects of series resistance the most recent design incorporated a higher doped
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(a)
(b)
Figure 2.4. Cross-section schematics of (a) an early TFET with tunneling normal to the
gate [25] and a later design that included a higher doped drain contact to reduce series
resistance [11]. Figure (a) © 2011 IEEE. Figure (b) © 2012 IEEE.
layer under the drain contact using a more complex process flow (Figure 2.4b) [11]. Since
this approach does not use a p-i-n diode the mechanism for off current is changed. With
the absence of an intrinsic region SRH generation no longer dominates Ioff. Instead
trap-assisted tunneling (TAT) at the junction is responsible [25].
2.3.2.3 Nanowire TFETs
Nanowire TFETs are a scaled version of the vertical mesa design. The difference between
the two is in the method of formation. Nanowires are grown using metal organic chemical
vapor deposition (MOCVD) rather than by MBE. This allows for selective nanowire
growth either from a catalyst material such as Au [27] or using patterned holes in oxide
[12] rather than the bulk growth and subsequent etch back. Depictions of the two
experimental nanowire TFETs are given in Figure 2.5. The InAsSb/GaSb nanowire TFETs
from Dey et al. (Figure 2.5a) were grown and then transferred to an alternative substrate
where they were patterned laterally [27]. The InAs/Si TFETs by Riel et al. (Figure 2.5b)
were left in their standing position using the underlying Si substrate as the drain. Of the
experimental III-V based TFETs this is the only pTFET [12]. From a manufacturing
standpoint the InAs/Si approach will be easier than the InAsSb/GaSb nanowires since the
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(a)
(b)
Figure 2.5. (a) SEM image of a fabricated InAsSb/GaSb nanowire TFET [27]. (b) Crosssection schematic of an InAs/Si nanowire pTFET [12]. Figures © 2012 IEEE.
InAs/Si nanowires can be grown in place and are integrated on Si.
2.3.2.4 Lateral TFETs
Lateral TFETs are closer to conventional MOSFETs from a cross-sectional point
of view due to their planer nature. For the NR InAs TFET fabricated by Ford et al. an
epitaxial layer transfer technique was used to transfer a thin 18 nm InAs layer onto a silicon
nitride film on a Si handle wafer [18]. The thin InAs-on-insulator allows the gate to fully
modulate the channel region much like silicon-on-insulator (SOI) technologies. Doping of
the junction required a Zn surface diffusion to form the p-type source. The n-type channel
and drain were formed by using the intrinsic n-type nature of InAs. Figure 2.6 shows a
schematic of the NR TFET. Note that in the design the gate significantly overlaps the p+
source.
2.3.2

Comparison of Electrical Performance
As the TFET is being investigated to replace CMOS at sub-0.5 V logic it is

desirable to benchmark the devices at this power supply. In the literature it has not been
uncommon to report drive currents at or below 0.5 V VD. However the reported gate
17

Figure 2.6. Schematic of a lateral InAs nanoribbon TFET. Figure reprinted with
permission from [18]. © 2011, AIP Publishing LLC.
voltages vary significantly making benchmarking against a consistent VGS more
challenging. For example, Dewey et al. defined a threshold voltage, Vt as the voltage where
the current level was 300 pA/μm [13]. This allowed the three device structures in that study
to be easily compared using an overdrive of VGS - Vt. While using a constant current model
holds promise for comparison only one other paper [14] reached that level of Ioff. Many of
the experimental TFETs have been large area devices used to initially study a material
system. In these devices the gate stack and doping have not been optimized. This leads to
the combination of poor electrostatic control, such that a large gate overdrive is needed to
reach a saturated Ion [28], and negative threshold voltages.
Several authors have made an attempt to compare experimental devices. Mohata et al. used
a consistent VD = 0.75 V and used the maximum drive current irrespective of VGS [16]. In
a subsequent paper Mohata et al. refined their choice of VD to 0.5 V and reported the gate
swing for the drive current as VGS – Voff [28]. Similar methodologies were used by Li et
al.[26] and Zhou et al. [11] though definitions of Voff were either at a specific current or at
Imin. Zhao et al. used the Ion value reported by the authors of the other papers [17]. Zhou et
al. benchmarked using VD = VGS – Voff = 0.5 V [24]. Riel et al. examined Imax and Imin at VD
= 0.5 V regardless of gate swing [12].
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Table 2.4. Summary of electrical results for homojunction nTFETs
In Mole EOT
Paper
Fraction [nm]

Voff
[V]

VD = VGS – Voff = 0.5V
Ion a)
Ioff
Ion/Ion
[μA/μm] [μA/μm]

Reported By Authors
VD VGS VGS - Vt
Ion
[V] [V]
[V]
[μA/μm]

[13]

0.53

2.4

0.2

0.25b)

3 x 10-4

833

0.3

[13]

0.53

1.6

0.2

0.56b)

3 x 10-4

1867

0.3

0.2

b)

-4

[13]
[14]
[15]
[19]
[10]
[16]

0.53
0.53
0.53
0.53
0.70
0.53

1.1
2.25
4.5
2.25
2
1.5

0.25
-0.15
0.7
-0.05
0.25

SSmin
[mV/dec]

0.5

0.25

91

0.5

0.56

86

0.5

0.84

74

-

-

206

2800

0.3

-

3.1 x 10

-5

365

-

-

1.5 x 10

-4

714

0.75 2.5

-

20

-

1.50

1.4 x 10

-1

11

0.75 2

-

23

-

0.33

-4

413

0.5

1.5

30

182

364

0.75 2

-

24

-

100

0.75 2.5

-

60

215

1.05

2

30

96

2
2

23
21
0.5

107
91
170

0.84

0.01
0.11

3 x 10

8 x 10

-4

0.04

1.1 x 10

-3

[16]

0.70

1.5

0.1

0.40

4 x 10

[17]

0.53

1.3

-

-

-

-

[17]
[17]
[18]c)

0.53
0.53
1

1.5
1.6
1.2

-

-

-

-

-

-

-

-

-

1.05 1.05 1

1

-

a)

Current value at VGS = Voff + 0.5 V
VD = 0.3 V
c)
This is a NR device. All other devices were fabricated using a mesa approach.
b)

In this study an attempt has been made to compare devices at a 0.5 V VD by looking
at the 0.5 V VGS swing with the greatest modulation in current as best judged by examining
ID-VGS plots. This method results in on currents much less than the saturation Ion as a result
of the subthreshold slope being steepest at low currents. In addition the values reported by
the authors have been included to show the variation in reporting methodologies. To
benchmark TFETs against similar devices the comparison has been broken down based on
the band structure. Table 2.4 gives experimental results for homojunction TFETs. Table 2.5
gives results for In0.53Ga0.47As TFETs with In0.7Ga0.3As pockets at the source. Table 2.6
shows results for heterojunction TFETs.
Examining the results of the homojunction TFETs demonstrates several points.
With EOT scaling an improvement in both S and Ion is observed [13] as would be expected
based on the improved gate control. Additionally the InAs device [18] showed the lowest
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Table 2.5. Summary of electrical results for In0.53Ga0.47As homojunction nTFETs with
In0.7Ga0.3As Pockets
VD = VGS – Voff = 0.5V
Reported By Authors
a)
Paper Pocket EOT Voff
Ion
Ioff
VD VGS VGS – Vt
Ion
Ion/Ioff
[nm] [V] [μA/μm] [μA/μm]
[V] [V] [V]
[μA/μm]
[13]
[13]

i

1.1
1.1

0.0
0.0

2.4

3 x 10-4

5.8

-4

3 x 10

2.4 x 10

-

-

0.3 0.5

-

2.4

60

Mesa

19333 0.3 0.5

-

5.8

59

Mesa

-

46

243

Mesa

1.5
1.5

-

21
26

138
96

Mesa
Mesa

2

-

50

Mesa

n+

2.25 -0.3

[20]
[20]

p+/i
p+/i

2.4
1.4

[21]

p+/i

1.2 -0.2

[21]

p+/i

1.4

-

-

-
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1
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[17]
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1.8
1.3

-

-

-

-
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Mesa

Current value at VGS = Voff + 0.5 V

current. This is opposite of the expected result as InAs has the narrowest bandgap of the
group. The result can be attributed to the significant gate overlap of the source along with
the lower doping levels and possible effects of quantum confinement and series resistance
associated with the 18 nm InAs layer. The expected increase in current by switching from
In0.53Ga0.47As to the narrower Eg In0.7Ga0.3As is observed in devices fabricated using the
same approach [16] which demonstrates a 10x increase in current for the narrower
bandgap. Out of the group the device by Dewey et al. shows the best performance based
Ion, S, and the Ion/Ioff ratio [13]. Comparing the InGaAs TFETs with pockets is more
challenging due to the variation in reported data. In many reports ID-VGS curves were only
supplied for VD = 0.05 V or 1 V therefore an accurate comparison at 0.5 V could not be
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Table 2.6. Summary of electrical results for heterojunction nTFETs and pTFET.
VD = VGS – Voff = 0.5V
d)

Paper Material EOT Voff

Ion

a)

Ioff

Reported By Authors

Ion/Ioff VD VGS VGS – Vt

[nm] [V] [μA/μm] [μA/μm]
[19]

SG-1

[10]

SG-2

2.25 0.1
2

-0.3

1.9

1.6 x 10-1

0.5

3 x 10-3

[10]

SG-3

2

-0.5

1

8.1 x 10
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SG-3

1.75

-

-

-

[16]
[16]
[27]
[23]
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[24]
[11]
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SG-1
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1.5
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0
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1.6

-0.8
-0.8

1.3 -0.45
1.3

-0.5

3.6 0.74

-3

-1

1.2

1.1 x 10
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Device
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-
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-
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7
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1

-
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1

1

-
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-2

174 0.5 0.5

-
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125

ND

1.3

2.4 x 10

-4

5417 0.5

-

20

93

ND

55

-1

-

180

200

ND

3.5
0.65
15

0.0023

1 x 10

[V] [V]

Ion

4 x 10

3.7 x 10

-5

1

138 0.5 0.5
62

-1

-1

-

2.4

120

c)

NW

a)

Current value at VGS = Voff + 0.5 V
This is a pTFET therefore the voltages are negative that of the nTFETs.
c)
Only an average 𝑆𝑆 of 120 mV/dec was reported.
d)
SG-1: GaAs0.5Sb0.5/In0.53Ga0.53As, SG-2: GaAs0.4Sb0.6/In0.65Ga0.35As, SG-3: GaAs0.35Sb0.65/In0.7Ga0.3As,
SG-4: Al0.45Ga0.55Sb/InAs, SG-5: InAs/Si, BG-1: GaSb/InAsSb, BG-2: GaSb/InAs; HJ-1: InP/InGaAs.
b)

made. While they may be difficult to compare this is the only III-V system which has
demonstrated a sub-60 mV/dec S to date [13]. While S was less than 60 mV/dec for a
decade of current, Seff was calculated to be 117 mV/dec over the 0.5 V range, showing that
further improvement is needed to surpass CMOS. In practice improving this value may be
challenging due to the effect of source doping on the limit of S developed in [8]. Higher
drive current is needed to compete with CMOS which can be improved by increasing
source doping. Dewey et al. demonstrated that by increasing the source doping
concentration from 7 x 1019 to 1 x 1020 cm-3 the current more than doubled; however, both
devices showed a near-60 mV/dec S. With the high doping levels the semiconductor is
degenerately doped and the Fermi level would be expected to be placed within the valence
band in the source therefore the initial number of carriers for tunneling may be
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fundamentally limited. It may also be possible that for this device S is simply limited by
leakage currents and that if the leakage floor is reduced an improvement in S at low current
might be observed.
For all of the other devices in literature the lack of sub-60 mV/dec performance is
often attributed to high concentration of interface states (Dit) at the oxide-semiconductor
interface which reduces the gate’s control [20, 22, 25], and to leakage currents arising from
generation in the intrinsic region of the p-i-n diode and TAT masking the current range
where the sub-60 mV/dec slope would occur [11, 14, 19]. Continued reduction of mesa
areas and EOT are expected to reduce the leakage effects. The impact of scaling is reported
in [14] where by scaling the mesa area from 20 x 20 μm2 to 0.25 x 5 μm2 reduced S from
362 to 206 mV/dec. While the magnitude of S is large in that report (which can be explained
by the relatively thick 2.25 nm EOT) the trend of reducing the junction area to minimize
leakage is established.
For the heterojunction TFETs several devices exist with large on currents over a
0.5 V gate swing including the largest at 55 μA/μm [11]. The higher current however
appears to come at the sacrifice of the Ion/Ioff ratio. Whereas the best performing
homojunction and pocket devices had Ion/Ioff ratios greater than 103, the heterojunction
devices with the larger on currents were an order of magnitude or two lower. The
heterojunction devices also have tended to operate as depletion mode devices with several
approaching a Voff of -1 V as has been the case for most of the ND designs. Included within
the heterojunction devices was a pTFET which demonstrated a significantly lower Ion
compared to the nTFET devices. This may be a result of having a Si source and thick EOT.
While these results may not initially look promising, most of these designs are the first
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experimental demonstrations for a given material system. Therefore many aspects of the
design and fabrication have not yet been studied; rather, these results are a starting point
from which future investigations improve upon.
Figure 2.7 compares the three different junction types using several metrics and
demonstrates that as EOT is scaled the drive current increases due to improved electrostatic
control of the junction. Additionally, the heterojunction TFETs are shown to have higher
drive currents compared the pocket and homojunction devices. Figure 2.7b and c examine
the influence of EOT and drive current on the Ion/Ioff ratio. From a current modulation
perspective the pocket TFETs are the best and while the heterojunction devices have higher
drive currents, they have the smallest variation between the off and on-state in general.
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Chapter 3

Esaki Tunnel Diode Fabrication Process Optimization
Extensive work has previously been carried out at RIT on the fabrication of Esaki
tunnel diodes (TD). As a device, the TD resembles the source-channel junction of the TFET
in the on-state. From a processing perspective the three-terminal TFET uses many of the
same processes as the two-terminal TD with the addition of a gate electrode. Therefore, the
TD provides an excellent platform to develop and improve the process modules used for
TFET fabrication. This chapter provides an overview of TD fabrication at RIT and the
process development and improvements that were undertaken as part of this work.
3.1

III-V Esaki Tunnel Diode Fabrication Process Overview
Early III-V TD processing at RIT used contact lithography to create large area

GaAs TDs [29]. This process was improved by scaling the device area down using electron
beam lithography [30, 31] and provided the groundwork for the current fabrication process
[32, 33] that was developed as part of this work. The TD fabrication process can be defined
by four major steps that follow the epitaxial growth of the diode. They are i) diode contact
metallization, ii) mesa isolation etch, iii) sample planarization, and iv) level 2 metallization.
These process steps are illustrated in Figure 3.1 and are described in detail below. A SEM
image of a completed device is shown in Figure 3.2.
The diode contact metallization has evolved from an Au-based metallization in the
earliest sub-micron TDs [29-31] to the use sputtered molybdenum in the current process
[32, 33]. This change was driven by the desire to use a CMOS compatible metal (which
would be able to be placed in an ALD chamber without the risk of contamination) and to
reduce the cost of fabrication. Additionally, the hardness of Mo has the added benefit of
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Figure 3.1. Tunnel diode process flow cross-sectional schematics. a) Formation of
level 1 contact metal. b) Self-aligned mesa isolation etch to form the TD. c) Device
planarization using a spin on ILD. d) Formation of level 2 contact metal.
improved contact reliability during testing as compared to the softer Au metal while
maintaining a low contact resistance [34, 35]. Both a liftoff process and a subtractive etch
process were evaluated during the initial development of a Mo contact. The liftoff process
utilized the same lithographic procedure as the Au-based process but suffered from the
non-directional deposition nature of sputtering which left behind thin fences on the
perimeter of the metal feature which can be observed in the Metal 2 Mo layer in Figure 3.2.
These fences can degrade the liftoff process as the liftoff solvent needs to penetrate the
fence to dissolve the resist film allowing for the liftoff to occur. During subsequent
processing the fences can fall and remain as particulates and create electrical shorts
degrading sample performance and yield. Additionally, the lithographic resolution for the
established process was limited due to the resist options available. To create a suitable
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Figure 3.2. SEM image of a completed TD showing metal 2 covering metal 1, BCB,
and fencing on the perimeter of the metal 2 pad.
process for reliable TD and TFET fabrication the development of the subtractive Mo etch
was required with the major challenge being the development of an adequate lithographic
etch mask. This development is described in sections 3.2 (lithography) and 3.4 (etch).
For TDs containing In xGa1-xAs, the mesa isolation etch is a self-aligned process
performed using the contact metal as the mask in a room temperature citric acid (C6H8O7)
solution (20:1 C6H8O7:H2O2) with an etch rate of approximately 1 nm/s. The citric acid
used was prepared at least one day in advance by dissolving 1 g of anhydrous citric acid
(Alfa-Aesar) per 1 mL of de-ionized (DI) H2O, while the H2O2 was added just prior to the
etch. The etch time used for the etch targets an etch depth just past the metallurgical
junction of the diode.
With the progression to the fabrication of sub-micron dimensioned devices, a
second metallization step to reliably probe the smallest devices was required. To isolate
the large contact pad from the substrate a planarization step is performed by spinning
divinylsiloxane-bis-benzocyclobutene (BCB) (Cyclotene 3022-35, Dow Chemicals) on the
sample and curing in a N2 purged oven at 250°C for 60 min. As a low-κ material, BCB acts
as an interlayer dielectric (ILD) providing isolation between the substrate and contact. As
the BCB coats to just over 1µm it must be etched back in an O 2/SF6 plasma until the Level 1
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Mo is exposed.
The process is completed by a second lithography step which is used to liftoff a
second 200 nm sputtered Mo film. For this step the liftoff process still produces fencing,
however, as this is the final process step and the BCB acts as an isolation layer device
degradation is not observed.
3.2

Electron Beam Lithography
Lithographic patterning for sub-micron TDs and TFETs is enabled through the use

of electron beam lithography (EBL). Conventional lithographic patterning of sub-micron
features would require the use of deep ultra-violet stepper systems. These systems,
however, are costly and ill-suited to patterning wafer pieces typical of III-V processing.
They also require a set layout that, if changed, requires a new mask set to be procured. In
contrast, EBL at RIT is well suited for piece processing as it utilizes the sample stage in a
Zeiss LEO EVO 50 scanning electron microscope (SEM) with an attached Nanometer
Pattern Generation System (NPGS) from JC Nabity Lithography Systems to control the
electron beam during the direct write exposure. Since the pattern is serially written for each
exposure, the layout can be changed for each sample to improve the process or investigate
a different phenomenon.
While EBL is an enabling technology it has several drawbacks. Due to the serial
nature, EBL is an inherently slow process which reduces throughput. Alignment is also
challenging, requiring alignment marks that show significant contrast based on differences
in secondary electron emission. Additionally, the writing field size is limited to about 500
x 500 µm to minimize distortions. To address the issues of throughput this work developed
process parameters for several new resists which reduced the required exposure dose by an

27

order of magnitude, or more, from the prior processes.
3.2.1 Chemically Amplified Resists for Electron Beam Lithography
In IC manufacturing throughput is a critical factor. For conventional lithography
increasing wafer sizes and shorter wavelength illumination systems (with often lower
intensity than previous generation illumination systems [36]) required resist materials that
were exposed at a lower dose (higher sensitivity) to improve throughput. The introduction
of chemically amplified resists (CAR) helped to solve this problem. A CAR does not
require the illumination energy to fully change the material in the exposed regions and be
selectively developed away. Instead the exposure is used to generate an acid catalyst.
Additional energy is imparted on the resist in the form of a thermal step following exposure
know as a post-exposure bake (PEB) which allows the acid to diffuse and react with the
resist film changing its dissolution properties [36]. It has been found that several CARs
that were designed to be sensitive at 365 nm and 248 nm illumination wavelengths are also
sensitive to electron beam irradiation and required lower exposure doses than other electron
beam lithography resists.
Processes for two resist materials were previously developed at RIT, 950K PMMA
(MicroChem), a positive resist, and ma-N 2400 (MicroChem), a negative resist. Both of
these resists required an exposure dose on the order of 300 µC/cm2. In contrast nLOF 2020
(AZ Electronic Materials) is a negative CAR designed for conventional 365 nm exposure
and requires an exposure dose of 30 µC/cm 2 as an EBL resist and ARCH 8250 (ARCH
Chemicals / FujiFilm) is a positive acting CAR that has a required exposure dose of only
8 µC/cm2. The availability of a low exposure dose resists allows for either the reduction in
electron beam current to provide improved resolution (due to a reduced spot size and fewer
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electron-electron interactions) or to improve the throughput at a larger beam current (due
to a shorter dwell time).
The development of process details for nLOF was based on Herth et al. [37]. To
improve resolution the resist was diluted in propylene glycol monomethyl ether acetate
(PGMEA) in a ratio of 1:1 by weight. The resulting dilution coats to 400 nm when applied
at 3500 rpm as compared to the 2 µm thickness of the undiluted formulation. To determine
the optimal dose, an exposure dose matrix was performed varying the dose from 3 to
47 µC/cm2. During exposure the SEM was set to a 20 keV accelerating energy, 300 pA
beam current as measured in a Faraday cup, and a 6 mm working distance. Following
exposure the sample was subjected to a 3 min 110°C PEB and a 30 s develop in CD-26, a
tetramethylammonium hydroxide (TMAH) based developer. The dose matrix was
analyzed by extracting the feature area from SEM images using an automated MATLAB
image detection program that is described in Section 5.1. 500 nm side length, square
features are shown in Figure 3.3 for varying exposure doses. Compiling the extracted

Figure 3.3. SEM images of 500 nm side length mask defined features in dilute
nLOF 2020 at varying exposures doses. 31 µC/cm2 is closest to the mask defined size.
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Figure 3.4. Variation of exposure dose on feature area in dilute nLOF 2020 for 1 µm,
500 nm, 300 nm, and 200 nm mask defined features. 31 µC/cm2 is the optimal dose for
all of the features.
device sizes for 1 µm, 500 nm, 300 nm, and 200 nm mask defined lengths resulted in an
optimal exposure dose of 31 µC/cm2 as seen in Figure 3.4.
A similar experiment was performed using ARCH 8250, diluted 3:1 by weight
(ARCH 8250:PGMEA) to coat to a thickness of 400 nm. Using SEM conditions of 20 keV,
100 pA beam current, and a 6 mm working distance and varying the exposure dose from
0.5 to 17 µC/cm2, an optimal dose of 8 µC/cm2 was found when using a 1 min 110°C PEB
and 45 s develop in CD-26. This process was developed using large 3 µm openings

Figure 3.5. Angled SEM image of ARCH 8250/LOR5A bilayer resist stack exposed
with an 8 µC/cm2 exposure dose.
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designed for TFET gate metal liftoff using an 8250/LOR5A resist stack as shown in the
SEM image in Figure 3.5 where the LOR5A resist undercuts the 8250 resist to give a liftoff
resist profile. Exposure conditions needed to achieve minimum resolution in the 8250 resist
have not yet been investigated.
3.3

Optical Lithography Using Pieces and Mixed Mode Lithography
One of the greatest drawbacks of EBL is the serial nature of the exposure which

significantly increases process time as compared to the parallel nature of optical
lithography. Optical lithography has long been the standard patterning method in IC
manufacturing, however, stepper exposure systems were designed to pattern large silicon
substrates, not small pieces of a wafer. Contact lithography can be used to pattern pieces
but resolution and alignment accuracy is more limited than stepper-based reduction
lithography. A piece-parts paddle, schematically represented in Figure 3.6, was recently

Paddle Leveling
Points

Origin Offset Between
4" and 2" Paddles
Vacuum Hole

Sample Stops

Front of Stepper

Figure 3.6. Schematic of the GCA stepper piece parts paddle.
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acquired for RIT SMFL’s GCA 6700 g-line stepper. As part of this work a procedure was
developed to expose and align pieces as small as 10 mm x 10 mm on the stepper as well as
perform the most critical patterning step using EBL on a sample initially exposed with the
stepper.
3.3.1 Optical Lithography GCA Stepper Piece Exposure Procedure
When using pieces the sample dimensions will often vary between different pieces.
This creates a challenge for lithography as it is difficult to load samples and repeatably
place the stepper exposure array in the center of each piece. With the piece parts paddle
there are 3 sample stops. The bottom two are always used to which enables consistency in
the location of the bottom edge and minimization of rotational misalignment. The third
stop to the left of the sample can only be used for pieces larger than 1.5 cm in the horizontal
dimension in an effort to keep the sample centered over the vacuum hole. When used this
third stop provides a consistent point in the horizontal direction, however, the typical sized
piece used in the TD and TFET processing is 1 x 1 cm. To account for this, a pseudoalignment step is performed at the first exposure level. This process is outlined in
Figure 3.7. The sample is first loaded on the paddle so that it is centered over the vacuum
hole. Note again that in this process the two bottom sample stops are used to minimize
rotational misalignment but if the piece’s horizontal dimension is smaller than 1.5 cm the

Figure 3.7. First level exposure procedure for pieces using the GCA stepper.
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third stop on the left may not be used. The stage is then moved such that the lower right
corner of the sample is aligned with the right alignment objective on the stepper. Assuming
that the right alignment die is set as the lower right most die in the array and that the
alignment mark is in the center of that die Equations 3.1 and 3.2 can be used to determine
the distance in x and y needed to move to position the sample under the location where the
right alignment mark will be printed upon exposure.
x 
y 

L - nCol  xStep xStep

2
2

(3.1)

W - nRow  yStep yStep

2
2

(3.2)

In Equations 3.1 and 3.2 L and W are the horizontal length and vertical width of the sample,
nCol and nRow are the number of columns and rows in the array, and xStep and yStep are
step distance between adjacent die. All dimensions are in mm. The values are subtracted
from the stage coordinates displayed on the screen. The stage is then positioned at the new
coordinates using the alignment joystick. Once positioned the sample is exposed. During
this process it is useful to increase the stage move rate to a maximum value of 10 using the
‘O’ command.
Subsequent alignment steps for additional layers follow the standard GCA
alignment procedure. However, since the alignment die cannot be spaced so that the left
and right alignment die can be under the left and right alignment objectives simultaneously
non-standard alignment keys must be used. The user must then jog the stage between the
two objectives using the ‘A’ command. A 3-level, stepper only process was successfully
used for the fabrication of TFET devices described in Chapters 4 and 6.
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3.3.2 Optical/Electron Beam Hybrid Lithography
By building off of the stepper exposure process for pieces a protocol was developed
to allow for the use of the GCA stepper to pattern large area features while EBL is used to
pattern only the smallest features. This hybrid lithography process allows for the reduction
in electron beam current which produces better defined features due to the combination of
smaller spot size and ability to reduce the point-to-point spacing within the EBL run file.
Additionally, the overall write time is reduced as the written area is greatly reduced. This
also allows for some process steps, such as the TD level 2 metallization, to be performed
using optical lithography removing a time-consuming EBL alignment and exposure
process as only large-area features are exposed. This process was prototyped by fabricating
TDs for cryogenic measurement with the process outlined in Section 3.6.
When moving between exposure systems the limitations of each need to be
addressed. For the SEM there is a known misalignment between the electron beam
deflection coordinates and the stage coordinates of about 1 degree. To account for this
alignment marks need to be initially patterned using the stepper where the combination of
a more accurate stage and larger exposure field size can define an array of EBL die without
any rotation. During the subsequent EBL step the alignment process will correct for the
difference between the stage and beam coordinates or a scan rotation using the SEM
computer can be used to help offset the error. If the alignment process is the only part used
for corrections the SEM magnification needs to be small enough to account for the rotation
and not place any part of the die to be written outside of the field of view.
By switching to optical lithography for the large features the time limitation for
EBL became the alignment of each die. For the initial process run using this procedure an
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alignment tolerance of several microns was acceptable, therefore each die could be aligned
within about 30 s and the pattern written in several seconds as compared to an
approximately 90 s exposure time with the previous process.
The largest limitation of the stepper system is alignment. With an EBL only process
alignment tolerances of sub-250 nm are possible. For the stepper an alignment margin of
several microns is desirable. This margin is required to account for rotational misalignment
that can be difficult to correct for when the alignment marks are only a few mm apart when
using pieces. This limitation is addressed by designing a mask set and process that can
account for these values. The other main limitation of the stepper is the ability to auto-focus
on the sample since edge effects can have a significant impact. During the process
development this focus issue was compounded by the use of a mask plate with four mask
levels arrayed on a single plate. By placing the center of each level offset from the center
of the plate it will be imaged offset from the center of the lens (the point where the
autofocus occurs) on the wafer. Stage offsets are used to allow for accurate alignment
however the point of focus for each die is not directly under the exposed region and can
often be very close to the piece edge where the resist can be much thicker or the sampling
can be partly off of the piece. To minimize this effect subsequent masks should be limited
to having a single level centered on each mask plate.
3.4

Level 1 Contact Definition using Molybdenum
As previously mentioned Mo has several advantages over Au as a contact metal.

Given its high melting point it is most easily deposited by sputtering. Patterned contacts
can be formed using either a liftoff process or by subtractive etch but both methods have
their challenges. Liftoff of sputtered metals is complicated by the formation of a thin metal
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layer on the resist sidewall making liftoff a non-ideal process. Conversely dry etching of
EBL patterned features is complicated by the poor etch performance of typical EBL resist
masks. For the TD process 200 nm of Mo is required to provide adequate etch margin for
the BCB planarization and etchback process. With EBL resists often coating to thicknesses
< 200 nm to maximize resolution, etch resistance is compromised.
The switch to nLOF as a resist provided a thicker resist mask, compared to the
previously used ma-N resist (400 vs. 180 nm), providing greater process margin for the dry
etch of Mo as a contact metal. Figure 3.8 shows the metal profile of similar sized devices
following the Mo etch and resist strip for the following processes: (a) ma-N resist and SF6
plasma etch, (b) nLOF resist and SF6 plasma etch, (c) nLOF resist and SF6 reactive-ion
etch (RIE). In the case of (a), the ma-N resist was too thin to provide an adequate etch mask
for the entirety of the etch resulting in the thinning of the final Mo contact from the desired
200 nm. Additionally, the parameters of the plasma etch, particularly the power, were
optimized to minimize the etch rate of the ma-N resist mask which often resulted in
run-to-run variation in the Mo etch rate due to the low power level. The thicker nLOF
resist, (b), allowed for an increase in the power and a greater degree of over etch time.
While the metal was now the full thickness for large area diodes (side length > ~700 nm),
dimension control was an issue due to the isotropic nature of plasma etching. This was
overcome by, (c), switching to a RIE system which produced nearly vertical Mo profiles
with good dimensional control.
3.5

Interlayer Dielectric Planarization
To contact sub-micron devices for electrical characterization a large probe contact

pad is required. To isolate the probe pad from the substrate and planarize the surface BCB
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(a)

(b)

(c)
Figure 3.8. Mo metal profiles following dry etch using a (a) ma-N resist mask and plasma
etch, (b) nLOF resist mask and plasma etch, and (c) nLOF resist mask and RIE.
is used. This ILD is spin-coated on the sample and cured to a thickness of about 1.2 µm.
To contact the TD the ILD needs to be etched back so that the Mo contact is partly exposed
(but not so far that the semiconductor mesa is exposed). This process requires accurate
control of the etch rate to be able to stop at the target thickness (~150 nm) where about half
of the level 1 Mo is exposed. The prior process based on the manufacture’s recommended
etch process [38] had an etch rate of about 300 nm/min which was too fast to easily account
for variations in the process. To give a more controlled etch a slower etch process was
developed. Given that the power (25 W) was already near the limit of the etch system to
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strike a stable plasma, the etch rate was slowed by diluting the etch gases with the addition
of 100 sccm of He to the 80 sccm of O2 and 20 sccm of SF6 from the previous processwhile
the pressure was held at 300 mTorr. This resulted in an etch rate of 150 nm/min and the
ability to provide a more controllable etchback process.
3.6

Low Temperature Tunnel Diode Process Flow
Low temperature electrical testing of devices is often used to characterize the

physics of a device. Due to the limitations of the optics and probe micrometers available
in RIT’s Nanopower Research Lab cryogenic temperature test setup 100 x 100 µm 2 probe

Figure 3.9. Low Temperature TD Mask Layout. The diodes (solid black objects) inside
the dashed box are written by EBL. Devices outside are patterned using optical lithography.
The text, alignment marks, and large ground plane (solid grey objects) are patterned using
optical lithography. The cross-hatched features define level 2 metal.
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Figure 3.10. Low temperature TD fabrication process cross-section schematics. a) Liftoff
of Al on blanket sputtered Mo film using an optical lithography process. b) EBL definition
of sub-micron features in nLOF resist registered to Al alignment marks. c) RIE etch of Mo
using Al and nLOF as etch masks. d) Self-aligned citric acid mesa isolation etch. e) BCB
ILD planarization and etchback. f) Liftoff of metal 2 using an optical lithography patterned
resist.
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pads were required compared to the previously used 25 µm diameter pads used for room
temperature testing. A process flow was developed that utilized optical lithography for all
of the large area patterning (feature sizes > 1 µm) making use of the larger field size while
the smaller features were written using EBL within a smaller field. Figure 3.9 shows the
layout of a 1 mm x 1 mm sub-die. The primary obstacle that needed to be overcome for the
TD process was the need to pattern a single layer of metal using two lithography systems
with good registration. The process flow used to accomplish this is detailed in Figure 3.10
as follows.
Following the blanket deposition of Mo as the contact to the TD, optical lithography
was used to pattern a bilayer resist stack of LOR5A/HPR504 which was used to liftoff a
200 nm thick layer of evaporated Al. Using alignment marks defined in the Al film the submicron TDs were patterned using EBL with nLOF as the resist. A single RIE of the Mo
was then performed using the Al as the mask for the large area features and the nLOF as
the mask for the small area features. The remaining processing followed the standard TD
process of mesa etch, BCB planarization and L2 metal with the exception that the L2
lithography was performed using optical lithography aligning back to global alignment
marks in the Al layer. The challenging part of this process is the alignment for the EBL. Al
was chosen as the hard mask for the Mo etch of the features defined by optical lithography
due to Al’s ease of deposition and liftoff using thermal evaporation, low cost, good
conductivity, and high etch selectivity, however, there is a small contrast different in the
SEM between the secondary electron emission of the Al and Mo films which make the
mark detection difficult.
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Figure 3.11. Low temperature I-V characteristics of a InAs/GaSb TD.
The success of the process is demonstrated in Figure 3.11 which shows I-V
characteristics of an InAs/GaSb TD (Structure BG-2 from [32]) of the same device taken
at multiple temperature steps.
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Chapter 4

TFET Fabrication Process Details
The following chapter describes the fabrication process details for the In 0.53Ga0.47As
homojunction TFETs and InAs/GaSb heterojunction TFETs which builds off of the process
modules for TD fabrication detailed in Chapter 3.
4.1

Homojunction TFET Fabrication
The following section details two fabrication processes for a vertical, epitaxially

grown homojunction In0.53Ga0.47As nTFET. The first fabrication process used only optical
lithography making use of the piece parts processing procedure detailed in Section 3.3 with
1 cm x 1 cm sample pieces as a means to prototype the gating process which can be seen
schematically in Figure 4.1. A modified process is then given that uses EBL to scale the
devices for improved performance.
Two samples (HoJ-1, HoJ-2) were fabricated using the optical lithography process
flow. One sample (HoJ-3) was fabricated using an EBL process. Table 4.1 gives details
regarding the differences between the samples for specific process steps.
4.1.1 Source / Drain Metallization
The drain contact was formed by depositing a 200 nm Mo layer on the top surface
of the wafer (n+ In0.53Ga0.47As). The source contact was subsequently formed by depositing
a second 200 nm Mo layer on the backside of the InP substrate. Both films were deposited
using an 8 inch diameter Mo target in a CVC 601 DC sputter system using the same
procedure as follows. Just prior to loading, the sample was cleaned for 20 s in a 10:1 DI
H2O:HCl solution followed by a short DI H2O rinse. Once loaded, the system was
evacuated to a base pressure less than 10-6 Torr. For the deposition 17 sccm of Ar was
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Table 4.1. In0.53Ga0.47As Homojunction TFET Sample Parameters
Process
Mesa Etch Time [min]
Mesa Etch Depth [nm]
Gate Oxide
ALD Cycles
Gate Oxide Thickness [nm]
EOT [nm]
Gate Metal
Anneal Time [min]
Anneal Temperature [°C]

HoJ-1
Optical
7
570
Al2O3
100
10
4.3
Mo
-

HoJ-2
Optical
7

HoJ-3
EBL
5

560

400

Al2O3
60
6
2.6
Ni
10
300

Al2O3
60
6
2.6
Mo
10
330

introduced into the system and the throttle valve was controlled to have the system reach a
deposition pressure of 2.2 mTorr. Due to the lack of a load lock, a 180 s, 1000 W pre-sputter
was performed with a shutter in place between the sample and target just prior to the
deposition to remove any contamination that may have formed on the surface of the target.
For the deposition on the sample, the power was reduced to 200 W and the deposition time
increased to 420 s. During the deposition the sample was stationary directly over the target.
4.1.2 Drain Contact Lithography and Etch
The Mo on the front surface of the wafer was pattered using a GCA g-line stepper.
Prior to the resist coat the sample was rinsed in DI H2O, blown dry, and placed on a 110°C
hotplate for at least 1 minute as a dehydration bake. The resist processing parameters are
given in Table 4.2 for the HPR504 resist. For the hexamethyldisilizane (HMDS) adhesion
promoter step Microprime P-20 applied. The sample was exposed for 2.2 s using the
procedure outlined in section 3.3.1 and was followed by a 40 s develop in CD-26, a TMAHbased developer and a post develop bake (PDB) to harden the resist prior to the etch step.
The resist pattern was transferred into the Mo film using an SF6 RIE in a Drytek
Quad RIE system. The etch chamber preparation included an O 2 plasma clean (100 sccm
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Figure 4.1. Homojunction TFET fabrication process cross-section schematics.
O2, 300 mTorr, 280 W, 3 min) without a wafer in the chamber followed by a season with
the etch recipe (125 sccm SF6, 125 mTorr, 150 W) for 3 min using an Al coated 6 in Si
carrier wafer. Following the season, the sample was introduced into the chamber and etched
for 2 min while resting on the carrier wafer. After the etch the remaining resist was stripped
by soaking in acetone for 5 min, isopropyl alcohol (IPA) for 1 min, and then rinsing in DI
H2O for 1 min.
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Table 4.2. Resist Processing Parameters†
Material 1
Spin Speed [rpm]
Time [s]
PAB 1 Temp. [°C]
PAB 1 Time [s]
Material 2
Spin Speed [rpm]
Time [s]
PAB 2 Temp. [°C]
PAB 2 Time [s]
PEB Temp. [°C]
PEB Time [s]
Develop Time [s]
PDB Temp. [°C]
PDB Time [s]

HPR504
HMDS
3000
45
HPR504
3000
45
90
60
40
135
90

LOR5A/HPR504 nLOF2020 LOR5A/ARCH8250
LOR5A
HMDS
LOR5A
3000
3500
3000
45
45
45
140
140
300
300
HPR504
nLOF2020
ARCH8250
3000
3500
3000
45
45
45
90
110
110
60
60
60
110
110
60
60
60
30
45
-

†

All spin processes also include a 2 s, 500 rpm step before ramping to the indicated spin speed to spread the
resist.

4.1.3 Mesa Lithography and Etch
For the mesa etch lithography the sample was recoated with HPR504, exposed, and
developed using the same procedure as the drain contact lithography with the exception
that the exposure alignment was performed using the alignment marks patterned during the
first exposure.
The sample was then etched using the same 20:1 citric acid:H2O2 solution as the
TDs (Section 3.1) for the time listed in Table 4.1. During the etch the sample was gently
agitated every 15 s to prevent the etch from becoming diffusion rate limited.
The resist mask was removed by soaking in acetone for 5 min, IPA for 1 min, and
DI H2O for 1 min. Additionally, a brief 2 min O2 plasma etch (100 sccm O2, 300 mTorr,
100 W) was used to remove organic residue prior to the gate oxide deposition. To remove
any plasma damage the sample was etched for an additional 10 s in the 20:1 citric acid
solution.
45

4.1.4 Gate Oxide Deposition
Prior to the gate oxide deposition the sample was placed in a 10:1 DI H2O:HCl
solution for 30 s to remove any native oxides and was then placed in a 20% ammonium
sulfide, (NH4)2S, solution for 10 min to further reduce native oxides and passivate the
surface with S [39, 40] for the transport of the sample from RIT to the University of
Rochester for the oxide deposition.
The Cambridge Savannah ALD system in the University of Rochester’s Integrated
Nanosystems Center (URNano) was used for the Al 2O3 deposition at 200°C. The system
was first seasoned with Al2O3 by running the process recipe for 25 cycles. The sample was
then introduced into the chamber and held at the base pressure achieved with 20 sccm N 2
flowing for 5 min. The deposition recipe was run for the number of cycles listed in
Table 4.1 to give the desired oxide thickness assuming a deposition rate of 0.1 nm/cycle.
Figure 4.2 shows the pressure readout of the system for the initial 200 s of the recipe for
sample HoJ-1. The first 10 pulses are all trimethylaluminum (TMA) which has been
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9

10 TMA Pulses
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TMA Pulse
DI H2O Pulse
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Figure 4.2. First 200 s of the Al2O3 oxide deposition. The first 10 pulses are TMA to
reduce native oxides. The remaining 16 pulses alternate between TMA and H 2O
representing the first 8 deposition cycles.
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reported to reduce native oxides on the semiconductor surface [41, 42]. The deposition then
commences with alternating pulses of TMA and DI H2O. Each set of TMA and DI H2O
pulses is referred to as a cycle, of which the first 8 are shown in Figure 4.2. For all samples
other than HoJ-1, the time between TMA pulses for the surface preparation step was
increased from 5 to 15 s. The process recipe is shown in Figure 4.3. Precursor pulse times
were optimized to give matched peaks in the pressure output.
4.1.5 Gate Metal Deposition
A liftoff of sputtered Mo or Ni was used as the gate metal. A bilayer resist stack
consisting of LOR5A and HPR504 was used to create an undercut resist profile using the
parameters listed in Table 4.2. Compared to the HPR504 only process, the additional
CD-26 develop time was used to develop the LOR5A and undercut the HPR504 to form a

Pump Chamber and Hold At
Base Pressure for 5 min

Pulse TMA for 0.5 s

Pulse TMA for 0.5 s

Wait 5 s

Wait 15 s

Pulse DI H2O for 0.07 s

Repeat 10 times

Wait 10 s

Wait 20 s

Repeat cycle to give desired
thickness assuming 1 Å/cycle

Pump Chamber and Hold At
Base Pressure for 5 min

Figure 4.3. Al2O3 gate oxide ALD process.
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Oxide Deposition

Surface Preparation

liftoff resist profile.

For the samples using Mo as the gate metal, the deposition followed the same
procedure as source and drain contact metallization with the exception that the HCl clean
was not performed on the sample before loading. The sample with a Ni gate used a 4 in Ni
target in the CVC 601 sputter system. The processing parameters for Ni were the same as
for Mo with the exception that the pre-sputter was 180 s at 200 W and the deposition was
112.5 s at 100 W to account for the difference in power density between the 8 and 4 in
targets.
The gate metal was lifted off in the field by soaking in Remover PG (microChem)
at 70°C for at least 10 min followed by a rinse in IPA for 1 min and a 1 min rinse in DI
H2O. To assist the liftoff the Remover PG solution was agitated using a pipette over the
sample. The samples with Ni required an extended soak (~30 min) to complete the liftoff
as the resist appeared to have been burned during the deposition. This indicates that the
deposition power for the Ni deposition was too high and should have been 50 W to match
the power density of the Mo target.
The process was completed by etching the Al2O3 on the drain contact and in the
field in 10:1 buffered oxide etch (BOE) for 30 s making use of the gate metal as a mask
over the channel.
4.1.6

Homojunction TFET Mask Layout
Figure 4.4 shows the mask layout of the primary sub-die on the optical TFET mask.

During electrical characterization it was found that only the devices with a single side of
the mesa gated reliably worked (e.g. device A5 or A6). Devices where the gate overlapped
a corner of the mesa (e.g. A1 or A2) suffered from a concentrated electric field leading to
an electrical failure of the gate oxide. Other devices were included on the mask that were
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more aggressively scaled, however the combination of a 2 µm alignment tolerance and
undercut of the gate liftoff resist for those devices was found to be too small leading to
shorts between the gate and drain.
4.1.7

Homojunction TFET Fabrication Modified For Electron Beam Lithography
To improve the TFET characteristics the previous process was modified to work

with electron beam lithography where smaller features could be patterned allowing for a
reduction in mesa area which would reduce the bulk leakage of the device. The general
process flow is similar to that of the optical approach.
The deposition of the source and drain contact metal was the same. The top Mo
contact was then patterned and etched to define both the drain contact as well as a hard

Figure 4.4. Optical TFET die layout. The drain contact is shown as solid features, the
mesa is defined by the crosshatched shapes and the gate electrode is defined by the halftone shapes surrounding the mesa.
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mask for the mesa etch. The patterning used nLOF2020 as the resist which was coated and
developed based on Table 4.2. The exposure conditions used included a 20 keV
acceleration energy, 300 pA probe current, 175 X magnification, 6 mm working distance
and 30 µC/cm2 exposure dose. The RIE of the Mo was the same as the optical approach.
An O2 plasma etch (100 sccm O2, 300 mTorr, 100 W, 2 min) was then used to remove the
remaining resist mask.
The citric acid mesa etch was then performed using the Mo as a mask for 5 min. The
Mo was used as a mask since it has been found that the etch profile is significantly smoother
when a hard mask is used as compared to a resist mask. The difference in surface roughness
can be seen in Figure 4.5 where the sample etched with a Mo hard mask has a very smooth
sidewall as a result of the crystallographic nature of the citric acid etch while the sample
that used a resist mask is much rougher.
A second lithography step was performed using nLOF2020 as the mask. In this step
the resist was patterned to protect the Mo only where it was to remain as a drain contact
and to remove it over the part of the mesa that is to be gated. For the lithography the same
beam conditions were used for the alignment and exposure as were used for the initial
lithography step. A complication was observed as a result of the second Mo RIE, which
used the same conditions as the first etch. Given the 400 nm deep mesa with 200 nm of Mo

1 µm

1 µm
InGaAs Mesa

InGaAs Mesa
Gate
Metal

Gate
Metal

(a)

(b)

Figure 4.5. Tilted SEM images showing increased mesa sidewall surface roughness when
etched using a resist mask (a) as compared to a Mo hardmask (b).
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on top when coated the resist was significantly thinner than intended on top of the Mo
where it was to be used as an etch mask. Therefore the resist did not fully mask the Mo
etch leaving behind a significantly thinned contact metal which resulted in increased access
resistance observed during electrical testing.
Following an O2 plasma resist strip a brief 15 s, unmasked, citric acid etch was
performed to remove plasma damage that may have been introduced during the Mo etch
and resist strip. For the gate oxide deposition the sample received the same pre-ALD cleans
and Al2O3 deposition procedure as the optical process. The gate metallization was patterned
using a liftoff of Mo with an LOR5A/ARCH8250 bilayer resist stack (Table 4.2) which
was exposed using a 7 µC/cm2 exposure dose and the same SEM conditions as for the
nLOF resist. For this metallization the deposition time was reduced to 315 s to give a
150 nm thick gate metal to make the liftoff in Remover PG easier. The process was
completed by a 30 s etch in 10:1 BOE to remove the gate oxide from the contact metal.
4.1.8

Homojunction TFET EBL Mask Layout
Several different layouts were included on sample HoJ-3. The primary layout is

shown in Figure 4.6. In this layout the devices were changed from being square mesas to
long, narrow rectangles. This allows for the gated perimeter of the device to be increased
for a given mesa area which would presumably enhance the current modulation. This
layout contains devices that have the same mesa area but different gated width to
investigate gate width scaling along with devices with mesa body width varying from 2 µm
to 800 nm while maintaining the same gated perimeter to examine the impact of body
thickness scaling.
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Figure 4.6. Sub-micron TFET layout. The mesa (L1 lithography) is defined by the
crosshatched shapes, the drain contact (L2 lithography) is shown as solid features, and the
gate electrode (L3 lithography) is defined by the half-tone shapes surrounding the mesa.
The other layouts (Figures 4.7 and 4.8) include larger mesa areas devices to
compare the EBL approach to the optical approach. The designs in Figure 4.7 compare
closely to the optical mask while the devices in Figure 4.8 blend the two other EBL layouts
together by having a large area mesa to allow for easier probing of the drain during
electrical testing while increasing the mesa perimeter by having a number of gated fingers
extending from the bulk of the mesa.
In the case of all three layouts each device has an instance where the gate is written
in a vertical and horizontal orientation. This was done to investigate any dependence on
the gated crystal plane exposed during the mesa etch.
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Figure 4.7. Large area TFET layout written by EBL. The mesa (L1 lithography) is defined
by the crosshatched shapes, the drain contact (L2 lithography) is shown as solid features,
and the gate electrode (L3 lithography) is defined by the half-tone shapes surrounding the
mesa.
4.2

Heterojunction TFET Fabrication
InAs/GaSb heterojunction TFETs require a more aggressively scaled device area

to keep the measured current below the compliance of the parameter analyzer and minimize
the influence of series resistance due to the larger intrinsic current density. Therefore only
EBL was used for lithography to be able to pattern sub-micron mesa body widths. Due to
the added complexity of the heterojunction, two fabrication process flows were attempted.
The first was run on sample BG-1 and used a shadowed gate metal process similar to [14]
where the Mo source contact in conjunction in the undercut for the mesa etch would allow
the gate metal to be placed on the mesa sidewall. This process is shown schematically in
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Figure 4.8. Large area TFET layout with gated fingers written by EBL. The mesa (L1
lithography) is defined by the crosshatched shapes, the drain contact (L2 lithography) is
shown as solid features, and the gate electrode (L3 lithography) is defined by the half-tone
shapes surrounding the mesa.
Figure 4.9. The second process was run on sample BG-2 and mirrored that of the
sub-micron In0.53Ga0.47As device described previously but with a more complex mesa etch.
4.2.1

Fabrication Process for Sample BG-1
Unlike the In0.53Ga0.47As homojunction where there is little to no selectivity

between the source, channel, and drain during the mesa etch, the InAs/GaSb system shows
very high etch selectivity between the semiconductor layers. The Mo source contact that is
sputtered on the InAs layer is first patterned and etched using an nLOF resist mask. The
patterned Mo serves both as the source contact and as an etch mask for the mesa etch. For
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Figure 4.9. Broken Gap TFET fabrication process cross-section schematics.
the mesa etch, the InAs layer is first etched in a 20:1 citric acid:H2O2 solution for 1 min
45 s using the Mo source contact as a self-aligned etch mask. This citric acid etch
completely stops on the GaSb. To etch the 100 nm thick intrinsic GaSb the sample is placed
in a 1:5 NH4OH:H2O solution for 30 min. Figure 4.10 shows a SEM image of a device
following this etch. Then an additional 15 s etch in the citric acid solution is used to add a
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Figure 4.10. Tilted SEM images showing sample BG-1 following the GaSb mesa etch.
small amount of undercut to the InAs/GaSb interface to aid in the gate placement and to
remove the exposed intrinsic InAs away from the junction. Following the mesa etch the
sample was prepared for ALD by soaking in 5:1 DI H2O:NH4OH for 1 min and was then
transported to URNano for the deposition of 6 nm Al2O3 using the same procedure as the
In0.53Ga0.47As devices. A LOR5A/ARCH8250 bilayer resist was then patterned to define
the gate contact using a liftoff process. A sputtered Ni film was used for the gate metal
which was deposited and lifted off in conjunction with sample HoJ-2. To complete the
process the gate oxide was then etched in 10:1 BOE for 30 s to remove the Al2O3 from the
contact metal and in the field using the gate metal acted as a mask to protect the oxide over
the channel.
4.2.2

Fabrication Process for Sample BG-2
Sample BG-1 failed to show significant gate-controlled current modulation.

Therefore a modified process was developed that did not use a shadowed gate and instead
used the same process as the sub-micron In0.53Ga0.47As TFET with a modification to the
mesa etch process. This sample (BG-2) was processed at the same time as sample HoJ-3.
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Following the initial Mo etch the InAs source was etched in the 20:1 citric acid:H 2O2
solution for 90 s. This was followed by a 20 min 5:1 DI H2O:NH4OH etch into the intrinsic
GaSb layer using the InAs as an etch mask. Since the InAs was significantly undercut
during this process an additional 60 s citric acid etch was performed to remove the
undercut. It was observed that in order for the citric etch to re-etch the InAs that a 60 s 10:1
DI H2O:HCl clean was needed, otherwise the InAs would not etch. The sample the
proceeded to the second lithography step where the Mo was etched from the regions where
it was acting as a hard mask for the mesa etch. Just prior to ALD the sample was etched in
1:5 NH4OH:H2O for 3 min to remove any plasma damage and was then subjected a 10 min
ammonium sulfide treatment before ALD. The sulfide treatment was included on this
sample as S is a known n-type dopant in GaSb and an attempt was made to try and
counter-dope the intrinsic region which was believed to have a large hole concentration.
The remaining processes for gate oxide deposition, gate metal deposition, and oxide etch
followed the exact same procedures as sample HoJ-3. This alternate fabrication process
showed no more gate controlled current modulation during electrical testing than the
process used for BG-1.
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Chapter 5

Automated Analysis Tools
During the fabrication and characterization of TDs and TFETs a significant volume
of data is produced. To simplify repetitive analysis tasks and ensure consistency from
device to device, a set of analysis tools were programmed using Visual Basic .NET and
MATLAB. Two tools were programmed to work with SEM images. The first is an
automated feature detection program for automatically finding and determining the area of
features in SEM images specifically designed to extract the areas of sub-micron TDs. The
second is a program used to determine the distance between two points in a SEM image.
For TFET I-V data analysis a program was written to analyze ID-VG and ID-VD datasets
along with p-i-n diode I-V data. This chapter describes the operation and computational
methodologies of each of these programs.
5.1

SEM Feature Detection and Area Calculation Program
The TD work at RIT has focused on maximizing the current density. With the high

current density broken and staggered gap devices [32, 33] there is a need to fabricate
sub-micron sized diodes to reduce the measured current level. With lower currents the
non-area dependent effects of series resistance are minimized. The sub-micron fabrication
process leads to variability in diode area, therefore, to have an accurate measure of the
current density the area of the diodes for a given sample need to be known accurately. This
has been accomplished by acquiring about 100 SEM images of individual diodes per
sample and then determining the area of each diode. A program was written in MATLAB,
making use of functions native to MATLAB version R2011b and the MATLAB Image
Processing Toolbox, to automatically detect the diode within the SEM image and calculate
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the diode area based on the image magnification to convert digital pixels to physical
dimensions. The source code for the analysis procedure can be found in Appendix A. The
program functionality is described here.
5.1.1

Graphical User Interface
The main graphical user interface (GUI) form is shown in Figure 5.1. In the upper

part of the window the user selects a directory containing SEM image TIFF files saved
from RIT’s LEO EVO 50 SEM. The program will cycle though and analyze all of the
images saved in that directory. The user also has the option of selecting a mask layout
which will add mask defined area information to the output file based on an identifier in
the file name. The image is displayed in the lower left portion of the screen with the edge
of the detected feature outlined in red. An ellipse fit to the detected feature is also displayed
as a thin black outline. The right part of the screen contains the list of available analysis
methods. Due to variations in edge definition and brightness and contrast settings multiple

Figure 5.1. MATLAB SEM Area Analysis program GUI.
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analysis methods have been required to best detect the device. The right panel also contains
a field for the user to define the minimum device area in pixels which is used to remove
noise during conversion to a black and white image as the image is processed.
5.1.2

Analysis Methods
Two approaches were taken to detect the features. Methods 1, 3, 6, 7, 8, 9 use

various bulk image thresholding methods to convert the greyscale image into a black and
white image where the diode is left as a white feature and the field becomes black. The
MATLAB Image Processing Toolbox function bwareaopen is then used to detect the
feature and calculate the area in pixels. The second approach (Methods 2, 4 and 5) uses an
edge detection algorithm based on the image standard deviation in conjunction with a
grayscale thresholding to create an enclosed feature. The enclosed feature is then converted
to a black and white image using bwareaopen. The area in pixels is calculated for all
methods using the area enclosed by the white features in the black and white image using
the regionprops of the perimeter found using bwboundaries. The area is then
converted into units of µm2 based on the image magnification which is read from the TIFF
image header and a lookup table determining the pixel scale in units of nm/pixel for a given
magnification.
5.1.2.1 Method 1
Analysis Method 1 uses the histeq function to enhance the image contrast. The
image is then converted to black and white based on a gray-level threshold value computed
using graythresh. The bwareaopen function then finds the white regions and
calculates the area of each. This method was the first method written and works well for
high-contrast images where the feature is well defined, however, its lack of noise reduction
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made detection difficult for many images leading to the development of the other methods.
5.1.2.2 Methods 3, 7, 8, and 9
Method 3, 7, 8, and 9 are a modified version of Method 1. The procedure is shown
in Figure 5.2. Rather than using the histeq function the mean intensity value of the image
minus an offset is subtracted from each pixel to remove the noise. The contrast of the new
image is enhanced by multiplying each value by 10 and the noise is then removed by
applying a 3 x 3 pixel area low pass wiener2 filter. The conversion to black and white is
then performed in the same way using the graythresh and bwareaopen functions.
The difference between the functions is the offset that is subtracted from the mean value.
Offsets of 15, 22, and 5 were used for Methods 3, 7, and 8 respectively. Method 9 uses an
offset that is chosen by the user during the analysis. The values for the methods were
determined based on a trial and error process to adapt the analysis to as many devices as
possible. It has been observed that Method 3 works well for larger sized devices. For the

(a)

(b)

(c)

(d)

(e)

(f)

Figure 5.2. Method 8 analysis procedure. (a) Initial SEM Image, (b) subtract mean value,
(c) multiply intensity by 10 and apply noise filters, (d) convert image to black and white,
(e) remove any white areas smaller than a user defined minimum area, (f) show the
detected feature outline on the initial image.
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smallest devices variations in edge definition, image brightness, and image contrast leads
to more variation in the detection. Therefore Method 7 allows for a larger area to be
selected due to the increased offset and Method 8 allows for a tighter area to be detected.
Method 9 has typically only been used when all of the other methods fail to obtain a good
outline.
5.1.2.3 Methods 2, 4, and 5
Analysis Methods 2, 4, and 5 use an edge detection algorithm to find the feature.
The analysis process for Method 4 is shown in Figure 5.3. Initial noise reduction is
performed on the image either subtracting the mean intensity value of the image (Methods
2 and 5), using a 3 x 3 pixel Gaussian filter (Method 2, 4, and 5), or enhancing the contrast
by multiplying by a constant (Method 5). The standard deviation of the image is then
calculated which highlights the feature edge. The image is then converted to black and
white. If the edge detection is successful the enclosed feature is filled white and then any
filled area less than the user defined minimum are removed and the remaining features are

Figure 5.3. Method 4 analysis procedure. (a) Initial SEM Image, (b) apply noise filter,
(c) use standard deviation to detect a feature edge, (d) convert image to black and white,
(e) fill in any enclosed features, (f) remove any white areas smaller than a user defined
minimum area, (g) show the detected feature outline on the initial image.
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highlighted as the detected feature.
5.1.3

Program Output
The analysis program cycles through each image and outputs an Excel file

containing the image filename, die and device information parsed from the filename, the
extracted area in pixels2 and µm2, the image magnification, the mask defined device length,
and the analysis method. The program also computes and outputs a device length which
assumes a square device and is calculated using the square root of the area, a device radius
which assumes a circular device, and major and minor axis of an ellipse.
5.2

SEM Image Dimension Annotation Program
The LEO EVO 50 SEM user interface contains annotation tools that can add

dimensions to the image before saving the image, however, it is often useful to determine
a dimension in a saved SEM image after the image has been saved and is viewed away
from the SEM’s computer. For this purpose a program was written in Visual Basic .NET.
The source code for this program is given in Appendix B. In this program a user opens a
SEM image saved from the LEO SEM. As shown in Figure 5.4 the user can then add
dimensional annotations (shown as the black lines in the image in Figure 5.4) by clicking
and holding the left mouse button to define the starting point and then dragging and
releasing the mouse button at the final point. A horizontal line is produced by holding down
the shift key and a vertical line is produced by holding down the ctrl key otherwise a
straight line is drawn between the two points. To determine the distance in nm, the
pixelScale (with units of nm/pixel) is computed by Equation 5.1 where the magnification
(mag) is either read from the TIFF file header or from an input box in the program toolbar
for a 1024 x 768 pixel SEM image.
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Figure 5.4. SEM Image Dimension Annotation Program GUI.
pixelScale  8.9562 106  mag 

1

(5.1)

The pixelScale is then multiplied by the distance of the drawn line which is computed using
the distance formula for two points giving the output dimension in units of nm. For each
measurement added the output value is added to the end of the list displayed in the right
panel of the GUI.
5.3

TFET Analysis Program
The TFET Analysis Program was written using Visual Basic .NET. It allows the

user to take an Excel file containing TFET I-V data generated on a Keithley 4200
Semiconductor Characterization System and extract electrical results and reformat the data
to make it easier to plot and analyze. The source code for calculations performed on the
raw data in this program is given in Appendix C.
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Figure 5.5. TFET Analysis Program GUI.
The GUI for the program is shown in Figure 5.5. The left half of the window
contains a set of tabs to allow the user to choose between the analysis methods, edit options
for each method, add files for analysis, choose a mask layout, and start the analysis. The
right side is dedicated to generating plots of the analyzed data. Buttons on the top of the
right side are used to display the available plots for the analysis tab that is selected.
For both analysis methods the software assumes that a programmed voltage sweep has be
used rather than a measured sweep. This allows for the voltages to be identical for each
sweep and are calculated based on the parameters listed in the Keithley 4200 output Excel
file settings sheet.
5.3.1

ID-VG Analysis
For ID-VG analysis the program an output Excel file is generated that contains sheets

containing the raw I-V data, the I-V data normalized to gate width, and point-by-point
subthreshold slope as a function of VG and ID. A summary sheet is also generated which
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contains plots of the four data sets along with extracted values of minimum and maximum
current and minimum subthreshold slope values for each VD step and general device
parameters.
The primary calculation in this analysis is that of the subthreshold slope. As S is a
function of VG in this calculation a point-by-point method is used. For each gate voltage,
𝑉𝐺𝑖 , the point slope, Si, in units of mV/dec is calculated using the current at one gate voltage
step above, 𝐼(𝑉𝐺𝑖+1 ), and below, 𝐼(𝑉𝐺𝑖−1 ), 𝑉𝐺𝑖 according to Equation 5.2 where ΔVG is the
programmed voltage step between adjacent points in the measurement.

Si 

1000  ln 10   VG



 

ln I VGi 1   ln I VGi 1 



(5.2)

By averaging across three voltage points some of the measurement noise is removed that
was found when using two adjacent points. Once S is calculated based on VG it is then
recast vs. ID to give an alternative method of plotting.
For the calculation of ID normalized to gate width the user can select the option of
either manually entering the gate width for each file or using a device identifier in the
filename that is linked to text file containing gate width information for a given layout.
5.3.2

ID-VD Analysis
The ID-VD analysis generates a similar output Excel file as the ID-VG analysis. The

raw I-V data and the I-V data normalized to gate width is generated along with calculations
of diode ideality factor (n) and S at a select set of drain voltages. The summary sheet that
is generated contains plots of the four data sets along with extracted values of ID at VD =
0.1, 0.2, 0.25, 0.3, and 0.5 V and peak-to-valley current ratio (PVCR), if detected, at each
VG.
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A modification was also made to analyze p-i-n diode I-V data with extractions of n
and dark current (I0) at Vapplied = -0.1, -0.2, -0.25, -0.3, and -0.5 V.
5.3.2.1 Ideality Factor Calculation
The diode ideality factor is calculated using a point-by-point method and assumes
a temperature of 300 K such that the thermal voltage is 0.0259 V. At each VD point, 𝑉𝐷𝑖 , ni
is calculated as
ni 

VDi  VDi 1
.
0.0259 ln  I Di I Di 1 

(5.3)

5.3.2.2 Peak-To-Valley Current Ratio Extraction
For the TFET, at large VGS, negative differential resistance (NDR) can be observed
in the ID-VD characteristics. To determine the location of the peak (IP) and valley (IV)
current for a given VGS the forward difference method (Equation 5.4) was used to calculate
the numerical derivative of the ID-VD data based on the difference of ID at adjacent VD points
where ΔVD is the programmed VD step size defined in the measurement.
i 1
i
dI Di I VD   I VD 

dVD
VD

(5.4)

To remove noise in the calculation the derivative was passed through a 5 point moving
average filter (Equation 5.5) where x is the calculated derivative.

xk 

1 k 2
 xi
5 i k 2

(5.5)

The points where the derivative crosses 0 will be either a peak or valley in the dataset. To
determine the 0 crossings that are most probable to be a true IP or IV, the crossings closest
to 0 V VD are examined. The first crossing is assumed to be IP and the second IV. If the
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current at the second crossing is larger than the first, it is assumed that there is no NDR in
the data. If it is less than it is assumed that NDR exists. IP is then determined by the
maximum current in the range between the index of the second 0 crossing and three data
points towards 0 V VD from the first 0 crossing. The corresponding voltage is VP. IV is
likewise determined by the minimum current in the range from the index associated with
the first 0 crossing and three data points from the second 0 crossing in the direction away
from 0 V VD. VV becomes the associated voltage to IV.
5.3.3

Custom Mask Layouts for Gate Width Normalization
The program allows the user to generate a file containing device specific

information for a given layout. Each device within a layout is identified by a letter and one
or 2 digit number (e.g. A1, J12). The filename of the dataset saved from the parameter
analyzer is parsed using the underscore character for this identifier along with x and y die
coordinates (in the form _x#y#_). The identifiers are matched to data saved in a text file
for each layout which contains each device’s gate width, mesa perimeter, mesa area, gate
orientation and number of sides of the mesa gated. All of this information is passed into
the summary sheet in the output files, though only the gate width is actively used in any of
the analysis at present.
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Chapter 6

Electrical Results and Device Characterization
In this study two devices structures were examined. The first is a homojunction
In0.53Ga0.47As p-i-n diode with a 100 nm intrinsic region fabricated as an nTFET which
had two devices fabricated with a large-area optical lithography process (HoJ-1 and HoJ-2)
and one sample (HoJ-3) fabricated with an EBL process. The second structure is a broken
gap InAs/GaSb p-i-n diode with a 100 nm intrinsic GaSb region used as a pTFET. Two
samples (BG-1 and BG-2) were processed as TFETs from this substrate. This chapter
examines the electrical characteristics of these devices.
6.1

In0.53Ga0.47As nTFET

6.1.1

Layer Structure
The In0.53Ga0.47As nTFET was grown using MBE at Texas State University on a

p+ InP substrate. The layer structure, shown in Figure 6.1, consists of a 300 nm
p++ In0.53Ga0.47As source, 100 nm i-In0.53Ga0.47As channel, and 300 nm n++ In0.53Ga0.47As
source. Both the source and drain doping concentrations were targeted to be 10 19 cm-3 using
Si as the donor dopant and Be as the acceptor dopant. The intrinsic region was not
intentionally doped.

300 nm In0.53Ga0.47As
ND++
100 nm
In0.53Ga0.47As i-layer
300 nm
In0.53Ga0.47As
NA++
Substrate
InP
NA +
Figure 6.1. In0.53Ga0.47As nTFET epitaxial layer structure.
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6.1.2

Intrinsic Diode Characteristics
The grown structure was initially evaluated by examining the intrinsic p-i-n diode

I-V characteristics in an ungated device. Figure 6.2 shows a typical I-V characteristic of an
un-gated diode immediately following the mesa etch. The ideality factor of 1.1 and low I0
of 2.3 x 10-5 A/cm2, comparable to [15], indicate a quality junction. Additionally in the
forward direction the current increases by eight orders of magnitude before the effects of
series resistance are observed. This indicates a low contact resistivity and should allow the
Zener tunneling to be gate modulated without the degradation of series resistance.
6.1.3

MOS Capacitor C-V
A separate sample was prepared where the In0.53Ga0.47As was etched through the

n-type layer and partly into the intrinsic layer over the entire sample. Following this etch,
10 nm of Al2O3 was deposited by ALD and 200 nm of sputtered Mo was lifted off as a gate
metal to simulate the TFET gate fabrication module. Figure 6.3 shows the measured C-V
characteristics of a 140 x 140 µm2 capacitor over five logarithmically spaced frequency

Current Density (A/cm2)

103

10 x 12 m
Mesa

101
10-1
10

Ideality
Factor
n = 1.1

-3

10-5
10-7
-1.0

-0.5

0.0

Voltage (V)

0.5

1.0

Figure 6.2. Intrinsic pin diode characteristic for the In0.53Ga0.47As nTFET.
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550

1 kHz

500
450

1 MHz

400
350
300

-3

-2

-1

0

1

2

3

Voltage (V)

Figure 6.3. Mo/Al2O3/In0.53Ga0.47As MOS capacitor Capacitance-Voltage frequency
response.
steps. The frequency dispersion throughout the entire voltage range suggests that there is a
large interface trap density as is commonly observed in III-V MOSCAPs [13, 43, 44] which
will limit the control of the gate for the TFET.
6.1.3

Optical Lithography Processed Sample TFET Results
The two In0.53Ga0.47As TFETs (HoJ-1 and HoJ-2) fabricated by optical lithography

followed similar fabrication processes with the difference being the gate oxide thickness
and the gate metal. HoJ-1 was fabricated first using a 10 nm Al2O3 gate oxide and sputtered
Mo gate. HoJ-2 was subsequently fabricated with a 6 nm Al2O3 gate oxide and sputtered
Ni gate. Several metrics were used to analyze the performance of these devices and
compare to other devices in this study and to devices reported in literature. The first set of
metrics is designed to compare devices at low voltage operation where the benefit of
tunneling should be observed. Following the methodology in [13], an off current, Ioff, was
defined to be 300 pA/µm which occurs at VGS = Voff with VDS = 0.35 V. An on current, Ion,
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is then taken to be the current-6 at VGS = Voff + 0.5 V. A second set of metrics was obtained
10

SSmin =

ID (A/m)

206 mV/dec
-7 the gate bias to attempt to examine the possible current
that relaxed the restriction10on
VDS = 0.06 V

modulation achievable should
10-8a steeper S be realized. In this state the off current was taken
-9

to be the minimum current, 10
Imin, observed at VDS = 0.35 V with a corresponding VGS of Vmin.
10-10

The on current was then taken to be the current, Imax, corresponding VGS = Vmin + 1.5 V. In
10-11
-2.0 -1.5was
-1.0
-0.5of0.0
0.5 1.0modulation
1.5
both of these metrics an examination
made
the current
(Ion/Ioff, Imax/Imin).

VGS (V)
Additionally
minimum
point-by-point
S, SSmin, is reported
for from
each sample
device. HoJ-1.
Table 6.1
Figure 6.4.the(a)
ID-VD and
(b) ID-VG characteristics
of a device

gives a summary of these extracted parameters for each of the In 0.53Ga0.47As TFET samples
examined.
Figure 6.4 shows the ID-VD and ID-VG characteristics of a device from HoJ-1. At a
VDS of 0.36 V this device showed four orders of magnitude current modulation over a gate
bias range of 1.5 V with a SSmin of 175 mV/dec, and an Imax of 1.4 µA/µm. Using the method
of current benchmarking over a 0.5 V VG range with the steepest S, HoJ-1 demonstrated an
Ion of 22 nA/µm. The low current here can be attributed to the large S.
Figure 6.4 also shows that NDR is present when the diode is forward biased
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Table 6.1. In0.53Ga0.47As Homojunction TFET Electrical Results
HoJ-1
Annealed
EOT [nm]
Gate Metal
Mesa Dimension
[µm x µm]
Gate Width [µm]
Voff [V]
Ion [µA/µm]
Ion/Ioff
Imin [pA/µm]
Vmin [V]
Imax [µA/µm]
Imax/Imin

HoJ-2

No
4.3
Mo

No

25 x 25

25 x 25

Yes
2.6
Ni
30 x 30

HoJ-3 - Large Area HoJ-3 - Scaled Mesa
Area Device
Area Device
No
Yes
No
Yes
2.6
2.6
Mo
Mo
30 x 40

3 x 25

4 x 25

15
15
20
25
15
15
†
-1.4
0.25
0.65
-0.73
0.23
-0.62
0.16
.022
0.11
0.11
0.033
0.14
0.11
0.50
77
350
377
110
467
367
1667
42
12
480
10
9
15
5
-1.8
-0.28
0.38
-1.5
-0.39
-1.14
-0.32
0.44
1.3
4.2
0.14
1.6
1.8
1.3
4
5
3
4
5
5
1.0 x 10 1.1 x 10 8.8 x 10 1.4 x 10 1.8 x 10 1.2 x 10 2.7 x 105

SSmin [mV/dec]

206

135

166

165

144

134

100

†

Estimated due to large Ioff

(VDS < 0) for VGS greater than 0.4 V. The presence of NDR indicates the presence of
tunneling due to the formation of an Esaki diode-like structure at the source-channel
junction and suggests that the tunneling is being effectively controlled by the gate.
6.1.3.1 Impact of Gate Work Function and Forming Gas Anneal
The initial sample, HoJ-1, used a Mo gate with a work function of 4.6 eV whereas
the second sample, HoJ-2, used a Ni gate with a work function of 5.2 eV. The change in
metal work function was used to address the negative Vt observed in HoJ-1. Figure 6.5
shows the I-V characteristics of HoJ-2. It is apparent, when comparing back to HoJ-1
(Figure 6.6), that there is an increase in Vt partially due to the gate work function difference.
However, the observed change in Vt of 0.93 V is greater than the 0.6 V shift that would be
expected by a shift in work function alone. This additional difference has been attributed
to the difference in total oxide charge due to the combination of a thinner oxide and slightly
different metal deposition conditions for HoJ-2 as compared to HoJ-1. In both devices there
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Figure 6.5. (a) ID-VD and (b) ID-VG characteristics of a device from sample HoJ-2 before
annealing.
VDS (V)

is a negative shift in Vt due to charge in the oxide. In the case of HoJ-1 the additional 4 nm
of oxide resulting in a larger shift as compared to HoJ-2. Through the thinning of the gate
oxide and change in metal work function SSmin improved to 135 mV/dec. The steeper S
results in a greater than 4x improvement in the benchmarked current of 0.11 µA/µm over
a 0.5 V VG range.
10-5
10-6

ID (A/m)

10-7
-8

10

10-9

HoJ-1

HoJ-2
Thinned EOT
and Increased
Gate Work
Function

10-10
10

VDS = 0.35 V

-11

-2.0 -1.5 -1.0 -0.5 0.0

VGS (V)

0.5

1.0

1.5

Figure 6.6. ID-VG characteristics comparison for sample HoJ-1 and HoJ-2.
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Figure 6.7. (a) Impact of forming gas anneal on TFET IDS-VGS characteristics. A
reduction in hysteresis and IOFF is observed along with a positive shift in Vt. Arrows
indicate VGS sweep direction. (b) Thermocouple temperature output of the anneal with
time.
High-k dielectrics deposited by ALD are well known to have large oxide charge
densities [23, 44]. Post-ALD anneals in a forming gas ambient have been shown to reduce
Dit due to hydrogen passivation of bonds at the oxide-semiconductor interface and oxide
fixed charge due to the thermal reconstruction of the oxide [44]. For sample HoJ-2 a
10 min, 300°C anneal in forming gas (5% H2/95% N2) was shown (Figure 6.7) to reduce
defects in the oxide as observed by the a positive shift in Vt which is consistent with the
direction expected based on the difference in work function and oxide thickness between
HoJ-1 and HoJ-2. For this sample the voltage shift associated with the combination of work
function and anneal results in a slight degradation in S following the anneal as a result of
increased leakage from the large Vt. For subsequent samples the gate metal was reverted
back to Mo to obtain a greater benefit from the FG anneal.
DC characterization of devices using high-k gate oxides have also been shown to
suffer from electron charge trapping [45]. This effect is shown in Figure 6.7 by the
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hysteresis that is observed in the ID-VG characteristics of HoJ-2. When the gate is swept
from a low to high voltage electrons in the channel are attracted to the gate electrode and
can become trapped within the oxide. The additional trapped electron charge results in an
apparent increase in threshold voltage which degrades the effectiveness of the gate. The
hysteresis is slightly reduced by the forming gas anneal.
6.1.5

EBL Processed Sample TFET Results
Sample HoJ-3 was processed using a process flow that was modified for EBL which

allowed for the fabrication of devices with sub-micron mesa body width along with larger
area devices. Figure 6.8 shows pre and post-annealing IDS-VDS characteristics for a large
30 x 40 µm2 mesa area device with 25 µm of one side gated that is comparable in design
to the characteristics reported for HoJ-1 and HoJ-2. Prior to annealing in FG the device
displayed a benchmarked current of 0.03 µA/µm and SSmin of 165 mV/dec. Following a
10 min 325°C FG anneal, SSmin improved to 144 mV/dec leading to a current of
0.14 µA/µm as a result of a Vt shift from the anneal (Figure 6.9). These results are very
comparable to HoJ-2 which is expected due to the similar process parameters. This also
indicates that the radiation during EBL does not degrade the devices.
For the scaled mesa body width devices a fabrication issue led to a large access
resistance due to an unintentional removal of most of the drain contact metal. For devices
with mesa body widths of about 3 µm the resistance was low enough to obtain reasonable
characteristics. Figure 6.10 shows IDS-VGS characteristics and subthreshold slope extraction
for once such device following FG annealing that demonstrates a drive current of
0.5 µA/µm over a 0.5 V VG range. This increase in Ion is the result of the device design. As
a long, narrow gated rectangular mesa there is increased electrostatic control as a result of
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Figure 6.8. IDS-VGS characteristics of large area device from sample HoJ-3 plotted on a
semi-log (a, c) and linear (b, d) before (a,b) and after (c,d) a 330°C forming gas anneal.
two sides of the mesa being gated leading to a decrease in SSmin. The geometry also results
in a difference in gate width normalization. For a large mesa area device the design
parameter for current normalization is the gated perimeter of the mesa. In a the scaled
design and process flow two sides of the mesa will always be gated and the circuit design
metric used to specify a drive current would be length of the long dimension of the mesa.
This gives an effective doubling in current due to the dual gate architecture with similar
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Figure 6.9. (a) IDS-VGS characteristics and (b) point-by-point S of a large area device from
HoJ-3 before and after annealing in forming gas.
reasoning as the enhancement that resulted from the switch to dual and tri-gate FINFET
structures over planar CMOS. The observed ION is greater than the most equivalent device
in [13] even with a thicker EOT, SSmin of 100 mV/dec, and lower source doping for the
device in this study due to the improved electrostatic control. In the extraction of S for this
device (Figure 6.10b) there are points adjacent to the 100 mV/dec that have a greater S.
This is the result of an auto-current ranging artifact that is observed when the
source-measure unit (SMU) on the parameter analyzer moves between current ranges. The
minimum S is not impacted by this as that point falls within the middle of a SMU current
range.
Sample HoJ-3 contained a third style of device (Figure 4.8) that combined a large
30 x 30 µm mesa to easily facilitate contacting the drain during testing and long,
sub-micron body width fingers extending from the bulk mesa that were gated. Figure 6.11
shows a SEM image of a device of this style where the gated fingers are 0.3 µm wide.
Figures 6.12 and 6.13 show the electrical results of once such device with five 20 x 0.3 µm
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Figure 6.10. (a) IDS-VGS characteristics and (b) S extraction of a scaled mesa area device
from sample HoJ-3.
fingers with 15 µm of the finger length gated. The 122 mV/dec SSmin and large Ion/Ioff
demonstrate that there is little degradation in the device due to the large contact mesa. The
more interesting aspect of this style device is in the IDS-VGS characteristics where NDR is
observed in three locations for VGS > 1 V. The first instance where VDS < 0 V is easily
explained, and has been repeatedly observed in literature, due to the formation of a forward

Figure 6.11. SEM image of a device with multiple 300 nm wide gated fingers from
sample HoJ-3.
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Figure 6.12. (a) IDS-VGS characteristics and (b) Subthreshold slope extraction of a HoJ-3
device with a large contact mesa and 5 gated fingers.
biased Esaki diode when VGS is sufficiently large. The occurrence of NDR with Zener
tunneling was unexpected. It is proposed that the cause of this NDR is the result of a
transferred electron effect and the population of secondary conduction band valleys. In
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Figure 6.13. IDS-VDS characteristics of a device with five gated fingers from HoJ-3.
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In0.53Ga0.47As there is a 0.46 eV energy difference between the Γ and L conduction band
valleys and a 0.59 eV difference between the Γ and X conduction band valleys [46] as seen
in the E-k band diagram in Figure 6.14. When the drain is biased beyond 0.5 V the L valley
lines up with the Fermi level in the source. With a sufficiently large VGS the probability
becomes large enough that there are enough carriers tunneling that the L valley begins to
fill. As the secondary valley begins to fill m* increases. With a larger m* the tunneling
probability will decrease leading to a decrease in current.
Figure 6.13 also shows several other characteristics of the TFET that is not often
shown in context in literature. First is that for low VGS, the gate-modulated tunneling
saturates with increasing VDS. Secondly, the saturation ends when VDS is sufficiently large
to cause the drain-induced tunneling breakdown of the bulk p-i-n diode to become the
dominant current.
6.1.6

Comparison with Devices from Literature
The three samples were benchmarked against other homojunction TFET devices

from literature using the 0.5 V VGS swing metric. Figure 6.15 is a revised version of

Figure 6.14. E-k band diagram for In0.53Ga0.47As. Figure reprinted with permission from
[47], © 1999 World Scientific.
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EOT (nm)

Figure 2.7 with the addition of the devices from this study. Given the thick EOT as
compared to many other points in literature these device benchmark very well. Using the
performance metric of maximum Ion/Ioff and maximum Ion HoJ-3 is only surpassed by
devices with a much lower EOT.
6.2

InAs/GaSb Heterojunction pTFET

6.2.1

Layer Structure
The broken gap pTFET was grown using MBE by IQE, inc. on a p + GaSb [100]

substrate with a 0.35° offcut towards the <111> direction. The layer structure, shown in

40 nm
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GaSb
GaSb
GaSb

ND++
i-layer

i-layer

NA+
NA+

Figure 6.16. Broken gap pTFET epitaxial layer structure.
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Figure 6.16, consists of a 200 nm p+ GaSb drain, 100 nm i-GaSb channel, 10 nm i-InAs
spacer, and 40 nm n++ InAs source.
The targeted source and drain doping concentrations were 5 x 10 19 cm-3 Si and
1 x 1018 cm-3 Be respectively while the intrinsic regions were not intentionally doped.
Secondary ion mass spectroscopy (SIMS) analysis of the sample was used to verify the
targets dopant densities and layer depths. The SIMS analysis in Figure 6.17 shows a peak
source doping concentration of 1 x 1020 cm-3, average source doping concentration of
5.5 x 1019 cm-3 and average drain doping concentration of 2 x 1018 cm-3.
6.2.2

Intrinsic Diode I-V Characteristics
Figure 6.18a shows the intrinsic, ungated diode characteristics of the BG TFET.

These characteristics differ significantly from the In 0.53Ga0.47As p-i-n in that the
characteristic is that of an Esaki tunnel diode rather than a p-i-n diode with NDR observed
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Figure 6.17. SIMS analysis of the InAs/GaSb broken gap pTFET sample.
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Figure 6.18. (a) Diode I-V characteristic for the InAs/GaSb pTFET for diodes of various
areas. (b) Scaling of the tunnel diode peak current with area.
are signatures of tunneling it is not an ideal characteristic for a TFET where a key benefit
for low-power operation is the low I0 in the off-state associated with the large diffusion
barrier from the p-i-n structure. Since the peak current scales with area (Figure 6.18b), the
presence of BTBT in an ungated device is likely due to bulk effects. These effects include
the combination of the small tunnel barrier height in the InAs/GaSb system and a large
carrier concentration in the ‘intrinsic’ GaSb as a result of MBE growth. It is known that
undoped MBE grown GaSb can have a hole concentration on the order of 10 16 cm-3 as a
result of Ga vacancies [48, 49], much higher than the theoretical intrinsic carrier
concentration of 1.5 x 1012 cm-3 [46]. Based on a peak current density of 45 kA/cm2, source
doping (ND) of 5 x 1019 cm-3, and the trend relating doping to current density for InAs/GaSb
Esaki tunnel diodes established in [32] one would expect an NA value of 2 x 1017 cm-3. This
large concentration may indicate the presence of defects in the GaSb and/or diffusion of
Zn from the heavily doped substrate as Zn has a large diffusion coefficient [50, 51].
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6.2.3

TFET Results
For both fabricated samples most devices tested failed to show any gate controlled

current modulation with the I-V curves overlapping each other and remaining unchanged
from the pre-gate diode I-V. Figure 6.19 shows a device from BG-1 that appears to show
minimal gate modulation. The lack of significant modulation is primarily attributed to the
large Zener current present in the ungated devices. While BG-1 demonstrates a current
when normalized to the gated length of the mesa of 360 µA/µm at |VDS| = |VGS| = 0.5 V, a
value nearly twice as large as the previously reported TFET drive current at an equivalent
bias [11], this normalization is not a true gauge of the TFET performance to the lack of an
off-state. To see the true impact of the gate this leakage would need to be reduced either
through a new growth or by reducing the mesa width to the point where the device
characteristic is dominated by the gated perimeter.
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Figure 6.19. IDS-VSD characteristics of a p-channel BG TFET showing minimal gate
modulation.
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Chapter 7

Conclusions and Recommendations for Further Investigation
7.1

Conclusions
In this work a set of fabrication processes have been developed which enable the

fabrication of III-V tunnel field-effect transistors. Esaki tunnel diodes were used to
optimize the processes required to form scaled III-V mesa structures which were applied
directly to the fabrication of the p-i-n diode that forms the source, channel, and drain of the
TFET. The lithographic development as part of this work was key to enabling successful
device fabrication. The procedure for piece exposure on an optical stepper enabled the
rapid prototyping of the TFET gating process using a gated In0.53Ga0.47As p-i-n diode. The
electrical results from the TFETs that were fabricated using optical lithography showed the
importance of scaling EOT to improve the device electrostatics. The variations between
samples also showed the impact of gate work function and gate stack annealing on
threshold voltage and device performance.
The second lithography improvement was the development of chemically amplified
resists processing procedures for use in electron beam lithography. The low exposure dose
and ability to coat the resist to a desired thickness gave improved throughput in the
lithography process and allowed for a greater process margin in the subsequent etch
processes significantly increasing device yield. Using this process and the trends observed
from the optical lithography samples an In0.53Ga0.47As TFET was fabricated which
demonstrated a minimum subthreshold slope of 100 mV/dec.
The InAs/GaSb structure investigated in this system failed to demonstrate
significant gate controlled current modulation due to the device having a very large I0
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which is believed to be caused by a combination of the small tunnel barrier associated with
a broken gap heterojunction and a significant number of holes existing in the GaSb layer
that was intended to be intrinsic due challenges with growth.
7.2

Recommendation for Future Investigation
For the TFET there is still a need to both further decrease S and increase Ion to be a

competitive replacement for the conventional MOSFET. Within the In 0.53Ga0.47As system
there is still room for improvement in both parameters. As a material system In0.53Ga0.47As
has been shown to be very efficient at tunneling with a peak current density near 1 MA/cm2
in an Esaki tunnel diode [30], a value that should be noted is not far off from the highest
reported Esaki diode peak tunnel current density of 2.2 MA/cm2 [32]. In the In0.53Ga0.47As
TFET design in this study the source doping was low. By increasing the source doping it
becomes possible to increase the overall tunnel current. When increasing the source doping
the mesa area will need to be scaled down and low-resistance contacts be used to ensure
the drive current does not become series resistance limited. To help ensure this future
designs should keep the n-In0.53Ga0.47As as the top-most layer to prevent gate overlap and
depletion of the p-type source but reduce the thickness from 300 nm to about 50 nm. This
will allow for a shorter mesa etch and reduction in mask undercut leading to smaller device
geometries. Having a shorter mesa will also help to rectify part of the contact resistance
issue observed as a result of the second Mo etch as the resist mask will not need to be as
thick.
Additionally, improvements to the gate stack can be made. As the primary goal of
this study was to develop an integrated process flow for TFET fabrication, the EOT was
intentionally left thick relative to what other groups have used. For the gate stack future
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studies can focus on thinning EOT further by either thinning the Al 2O3 further or using a
Al2O3/HfO2 stack. There has also been no systematic study of the effects of the pre-ALD
cleans on device performance. Investigation into the effect of the HCl clean, ammonium
sulfide passivation, time delay between clean and oxide deposition, and in-situ TMA
pulsing is warranted.
In the InAs/GaSb system improvement in the heteroepitaxy is required to
significantly reduce I0. With the current sample it is possible to examine the cause of the
large off-state either though transmission electron microscopy to look for crystalline
defects or using a quantitative SIMS to examine the amount of Zn diffused into the intrinsic
layer. From a processing perspective a non-selective etch would be preferable for the mesa
etch. The placement of the gate on the mesa sidewall is critical and the multiple step wet
etch process used will be very challenging to control the mesa profile as desired.
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Appendix A

SEM Feature Detection and Area Calculation Program
function [ deviceArea devicePerimeter methodSelect axis1 axis2] =
autoAreaAnalysisGUI( fileName, directory, methodSelect,
threshAdj )
% Read in image
[initImage,map] = imread([directory '\' fileName]);
%convert to gray needed to use certain function. Also merges all
tiff layers
if size(initImage,3) == 1
grayImage = ind2gray(initImage(:,:,1),map);
elseif size(initImage,3) == 3
grayImage = ind2gray(initImage(:,:,2),map);
dataBars = find(grayImage == 255);
grayImage(dataBars) = 254;
end
% Find the reduced scan window and crop image to that window
dataBars = find(grayImage == 254);
reducedOutline = find(initImage == 2);
grayImage(dataBars) = 254;
grayImage(reducedOutline) = 254;
cropped = imcrop(grayImage, [0 0 1024 690]);
w = 1;
v = 1;
[r, c] = find(cropped == 254);
[modeR freqR] = mode(r);
[modeC freqC] = mode(c);
while w==1
[modeR freqR] = mode(r);
[modeC freqC] = mode(c);
if freqR > 1022
toDelete = find(r == modeR);
r(toDelete)=NaN;
else
w=2;
end
end
while v==1
[modeC freqC] = mode(c);
if freqC > 688
toDelete = find(c == modeC);
c(toDelete)=NaN;
else
v=2;
end
end
minR = modeR;
minC = modeC;
width = histc(r,modeR);
height = histc(c,modeC);
newCropped = imcrop(cropped, [minC+2 minR+2 width-5 height-5]);
dataBars = find(newCropped == 254);
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newCropped(dataBars) = 0;
%Display the image
imAxes = axes('Parent',imPanel,'units','normalized','pos', [0.05
0.05 0.9 0.9], 'visible', 'off');
set(imAxes, 'visible', 'on');
imshow(newCropped, 'parent', imAxes);
set(b4, 'UserData', '0');
imCheck = str2double(get(b4, 'UserData'));
while imCheck == 0
minPixString = get(e4, 'String'); %gets value from GUI window
minPixInt = str2double(minPixString); % convert to usable data
methodSelect = get(methodButtonGrp, 'SelectedObject')
%Perform the selected analysis method
if methodSelect == 1
[ adjustedImg ] = method1(newCropped, threshAdj);
elseif methodSelect == 2
[ adjustedImg ] = method2(newCropped, threshAdj);
elseif methodSelect == 3
[ adjustedImg ] = method3(newCropped, threshAdj);
elseif methodSelect == 4
[ adjustedImg ] = method4(newCropped, threshAdj);
elseif methodSelect == 5
[ adjustedImg ] = method5(newCropped, threshAdj);
elseif methodSelect == 6
[ adjustedImg ] = method6(newCropped, threshAdj);
elseif methodSelect == 7
[ adjustedImg ] = method7(newCropped, threshAdj);
elseif methodSelect == 8
[ adjustedImg ] = method8(newCropped, threshAdj);
elseif methodSelect == 9
[ adjustedImg ] = method9(newCropped, threshAdj);
elseif methodSelect == 10
imCheck = 1;
end
%Calculate Area
[bound, boundImg] = bwboundaries(adjustedImg, 'noholes');
hold(imAxes);
colors = ['r' 'k' 'b' 'w' 'g' 'c' 'y' 'm'];
nFeatures = length(bound);
if nFeatures > 8 % prevents error when no more colors available
nFeatures = 8;
end
for k = 1:nFeatures
boundary = bound{k};
plot(imAxes,boundary(:,2), boundary(:,1), 'w', 'LineWidth',
2, 'color', colors(k));
stats = regionprops(boundImg, 'Area', 'Perimeter');
featureArea(k) = stats(k).Area;
ellipseFit = EllipseDirectFit(boundary);
end
hold off;
if methodSelect == 10
imCheck = 1;
end
uiwait()
imCheck = str2double(get(b4, 'UserData'));
end
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if length(bound) > 1
%Create a figure with radio buttons to select the device if
%multiple features are detected.
multiValue = get(multFeatButtonGrp, 'SelectedObject');
if multiValue == multRed;
boundNum = 1;
elseif multiValue == multBlack;
boundNum = 2;
elseif multiValue == multBlue;
boundNum = 3;
elseif multiValue == multWhite;
boundNum = 4;
elseif multiValue == multGreen;
boundNum = 5;
elseif multiValue == multCyan;
boundNum = 6;
elseif multiValue == multYellow;
boundNum = 7;
elseif multiValue == multMagenta;
boundNum = 8;
end
close(multFeaturesFig);
deviceArea = featureArea(boundNum);
boundary = bound{boundNum};
ellipseFit = EllipseDirectFit(boundary);
else
[deviceArea, I] = max(featureArea);
ellipseFit = EllipseDirectFit(boundary);
end
[axis1 axis2] = ellipseAxis(ellipseFit);
devicePerimeter = 0;
cla(imAxes, 'reset');
set(imAxes, 'XTick',[], 'YTick',[], 'Color', [0.95 0.95 0.95],...
'XColor', [0.95 0.95 0.95],'YColor', [0.95 0.95 0.95]);
end
% --------------------------------------------------------------------% ********************* Analysis Methods ****************************
% --------------------------------------------------------------------function [ outputImage ] = method1( inputImage, threshAdj )
%This method uses histogram equalization to enhance contrast. The
image is then converted to black and white based on the middle
gray value. The output to this is a black and white image that
consists of features greater than minPixInt pixels in area.
% histogram equalization is used to enhance the contrast
firstAdj = histeq(inputImage);
% graythresh gives the middle gray value
thresh = graythresh(firstAdj);
% converts to black and white based on the previously established
threshold value.
bwImage = im2bw(firstAdj, thresh/threshAdj);
% keeps only features greater than minPixInt pixels in area.
outputImage = bwareaopen(bwImage,minPixInt);
end
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function [ outputImage ] = method2( inputImage, threshAdj )
%Combining methods 3 and 4.
initM = mean(mean(inputImage));
firstAdj = inputImage - initM;
secondAdj = firstAdj*2;
gaussFilter = fspecial('gaussian', [5, 5], 1);
thirdAdj = imfilter(secondAdj,gaussFilter);
%Calculate standard deviation of 3x3 pixel areas
I = stdfilt(thirdAdj);
[a b] = size(I);
I(1:3,:) = 0;I(:,1:3)=0; I(a-3:a,:)=0; I(:,b-3:b)=0;
s = median(std(I));
s = uint8(s);
m = uint8(mean(mean(I)));
r = m + 3*s/4; %sets a threshold, this becomes the new white value
%convert I to 8bit integer
U = uint8(I);
x = find(U>r);
U(x) = 254; % everything greater than r will becomes white
U = U-100;
thresh = graythresh(U);
% converts to black and white based on the previously established
threshold value.
bwImage = im2bw(U, thresh/threshAdj);
bwImage = imfill(bwImage, 'holes');
% keeps only features greater than minPixInt pixels in area.
outputImage = bwareaopen(bwImage,minPixInt);
end
function [ outputImage ] = method3( inputImage, threshAdj )
firstAdj = inputImage; %previously had histogram equalization as
first adj
m = mean(mean(inputImage))-15;
secondAdj = firstAdj - m;
thirdAdj = secondAdj*10;
thirdAdj = wiener2(thirdAdj, [3 3]);
% graythresh gives the middle gray value.
thresh = graythresh(thirdAdj);
% converts to black and white based on the previously established
threshold value.
bwImage = im2bw(thirdAdj, thresh/threshAdj);
% keeps only features greater than minPixInt pixels in area.
outputImage = bwareaopen(bwImage,minPixInt);
end
function [ outputImage ] = method4( inputImage, threshAdj )
%This is an alternative thresholding method for analysis. This
%method examines the standard deviation of the image to enhance the
edges of the diodes.
gaussFilter = fspecial('gaussian', [5, 5], 1);
firstAdj = imfilter(inputImage,gaussFilter);
%Calculate standard deviation of 3x3 pixel areas
I = stdfilt(firstAdj);
[a b] = size(I);
I(1:3,:) = 0;I(:,1:3)=0; I(a-3:a,:)=0; I(:,b-3:b)=0;
s = median(std(I));
s = uint8(s);
m = uint8(mean(mean(I)));
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r = m + s;
%convert I to 8bit integer
U = uint8(I);
x = find(U>r);
U(x) = 254;
U = U-100;
gaussFilter3 = fspecial('gaussian', [3, 3], 1);
firstAdj = imfilter(U,gaussFilter);
thresh = graythresh(firstAdj);
% converts to black and white based on the previously established
threshold value.
bwImage = im2bw(firstAdj, thresh/threshAdj);
bwImage = imfill(bwImage, 'holes');
% keeps only features greater than minPixInt pixels in area.
outputImage = bwareaopen(bwImage,minPixInt);
end
function [ outputImage ] = method5( inputImage, threshAdj )
%Combining methods 3 and 4.
initM = mean(mean(inputImage))-10;
firstAdj = inputImage - initM;
secondAdj = firstAdj*10;
gaussFilter = fspecial('gaussian', [5, 5], 1);
thirdAdj = imfilter(secondAdj,gaussFilter);
%Calculate standard deviation of 3x3 pixel areas
I = stdfilt(thirdAdj);
[a b] = size(I);
I(1:3,:) = 0;I(:,1:3)=0; I(a-3:a,:)=0; I(:,b-3:b)=0;
s = median(std(I));
s = uint8(s);
m = uint8(mean(mean(I)));
r = m + 3*s/4;
%convert I to 8bit integer
U = uint8(I);
x = find(U>r);
U(x) = 254;
U = U-100;
thresh = graythresh(U);
% converts to black and white based on the previously established
threshold value.
bwImage = im2bw(U, thresh/threshAdj);
bwImage = imfill(bwImage, 'holes');
% keeps only features greater than minPixInt pixels in area.
outputImage = bwareaopen(bwImage,minPixInt);
end
function [ outputImage ] = method6( inputImage, threshAdj )
%This method is based on method3 with the addition of a noise filter
firstAdj = wiener2(inputImage, [6 6]);
secondAdj = imadjust(firstAdj, [], [], 1.5);
thirdAdj = secondAdj;
thresh = graythresh(thirdAdj);
bwImage = im2bw(thirdAdj, thresh/threshAdj);
% keeps only features greater than minPixInt pixels in area.
outputImage = bwareaopen(bwImage,minPixInt);
end
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function [ outputImage ] = method7( inputImage, threshAdj )
firstAdj = inputImage;
m = mean(mean(inputImage))-22;
secondAdj = firstAdj - m;
thirdAdj = secondAdj*10;
thirdAdj = wiener2(thirdAdj, [3 3]);
thirdAdj = imadjust(thirdAdj);
% graythresh gives the middle gray value.
thresh = graythresh(thirdAdj);
bwImage = im2bw(thirdAdj, thresh/threshAdj);
% keeps only features greater than minPixInt pixels in area.
outputImage = bwareaopen(bwImage,minPixInt);
end
function [ outputImage ] = method8( inputImage, threshAdj )
firstAdj = inputImage;
m = mean(mean(inputImage))-5;
secondAdj = firstAdj - m;
thirdAdj = secondAdj*10;
thirdAdj = wiener2(thirdAdj, [3 3]);
thirdAdj = imadjust(thirdAdj);
% graythresh gives the middle gray value.
thresh = graythresh(thirdAdj);
% converts to black and white based on the previously established
threshold value.
bwImage = im2bw(thirdAdj, thresh/threshAdj);
% keeps only features greater than minPixInt pixels in area.
outputImage = bwareaopen(bwImage,minPixInt);
end
function [ outputImage ] = method9( inputImage, threshAdj )
%This is an alternative thresholding method for analysis. This
method uses histogram equalization to enhance contrast along with a
Gaussian filter to reduce noise and enhance the image sharpness.
userData = get(e1, 'String'); %gets value from GUI window
userAdjust = str2double(userData); % convert to usable data
firstAdj = histeq(inputImage);
m = mean(mean(inputImage))-userAdjust;
secondAdj = firstAdj - m;
thirdAdj = secondAdj*10;
thirdAdj = wiener2(thirdAdj, [3 3]);
thirdAdj = imadjust(thirdAdj);
% graythresh gives the middle gray value.
thresh = graythresh(thirdAdj);
% converts to black and white based on the previously established
threshold value.
bwImage = im2bw(thirdAdj, thresh/threshAdj);
% keeps only features greater than minPixInt pixels in area.
outputImage = bwareaopen(bwImage,minPixInt);
end
% --------------------------------------------------------------------% ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
% ---------------------------------------------------------------------
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Appendix B

SEM Image Dimension Annotation Program Source Code
Imports System.IO
Imports System.Math
Imports System.Deployment
Imports libTiff = BitMiracle.LibTiff.Classic
Imports System.Drawing
'\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
'//////////////////////////////////////////////////////////////////////
' LEO SEM Dimension Annotation Tool
' Developed By Brian Romanczyk (bxr8944@gmail.com)
' Department of Electrical and Microelectronic Engineering
' Rochester Institute of Technology, Rochester, New York, USA
'//////////////////////////////////////////////////////////////////////
'\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
Public Class SEMImage
Public p1 As New Point
Public p2 As New Point
Public ptemp As New Point
Public pixScale As Double = -1
Dim g As Graphics
Public pic As Bitmap
Public draw As Boolean = False
Public reallyDraw As Boolean = False
Public bmp As Bitmap
Dim dfltDir As String
Dim file(2) As String
Private Sub SEMImage_Load(sender As Object, e As EventArgs) Handles
MyBase.Load
lineColorOpts.SelectedItem = My.Settings.LineColor
lineWeightOpts.SelectedItem = My.Settings.LineWeight
Me.AllowDrop = True
End Sub
Private Sub SEMMainForm_DragEnter(ByVal sender As Object, ByVal e
As DragEventArgs) Handles Me.DragEnter
If e.Data.GetDataPresent(DataFormats.FileDrop) Then
e.Effect = DragDropEffects.Copy
Else
e.Effect = DragDropEffects.None
End If
End Sub
Private Sub SEMMainForm_DragDrop(ByVal sender As Object, ByVal e As
DragEventArgs) Handles Me.DragDrop
Dim files() As String = e.Data.GetData(DataFormats.FileDrop)
'file(0) = directory, file(1) = full path, file(2) = filename
file(1) = files(0)
Dim tempsplit() As String = Split(files(0), "\")
file(2) = tempsplit(tempsplit.Length - 1)
file(0) = files(0).Substring(0, files(0).Length-file(2).Length)
openImage()
End Sub
Public Function openImage() As Boolean
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Dim img As libTiff.Tiff
Dim value() As libTiff.FieldValue
Dim width, height, imgSize As Integer
img = libTiff.Tiff.Open(file(1), "r") 'Open the image
value = img.GetField(libTiff.TiffTag.IMAGEWIDTH) 'Determine
image width in pixels
width = value(0).Value
value = img.GetField(libTiff.TiffTag.IMAGELENGTH) 'Determine
image height in pixels
height = value(0).Value
imgSize = width * height
Dim raster(imgSize), gray(imgSize) As Integer
img.ReadRGBAImage(width, height, raster)
For i = 0 To imgSize
gray(i) = libTiff.Tiff.GetR(raster(i))
Next
Dim bmp As New Bitmap(width, height) 'Convert tiff to Bitmap
image to allow for drawing by reading pixel by pixel
For i As Integer = 0 To bmp.Width - 1
For j As Integer = 0 To bmp.Height - 1
bmp.SetPixel(i, j, getSample(i,j,raster,width,height))
Next
Next
PictureBox1.Image = bmp
PictureBox1.Refresh()
'Read mag information from the TIFF Header
Dim semTag As libTiff.TiffTag = DirectCast(34118,
libTiff.TiffTag)
Dim semTagVal As libTiff.FieldValue() = img.GetField(semTag)
Dim semTagString As String = semTagVal(1).ToString
Dim tagstring() As String
Dim tempMagString As String = "-1"
Dim tempMagString2(), MagString() As String
Dim Mag As Integer
Dim foundMag As Integer = -1
Dim factor As Integer = 1
tagstring = Split(semTagString, vbCrLf)
For i = 0 To tagstring.Length - 1
If tagstring(i) = "AP_MAG" Then
tempMagString = tagstring(i + 1)
Exit For
End If
Next
If tempMagString = "-1" Then 'Allow for no mag determination
Mag = -1
pixScale = -1
Else
tempMagString2 = Split(tempMagString, "=")
MagString = Split(tempMagString2(1), " ")
For z = 0 To MagString.Length - 1 'Mag listed as either # X
or # KX...looking to see if need to mult by 1000
If MagString(z) <> "" And foundMag = -1 Then
foundMag = z
ElseIf MagString(z) = "K" Then
factor = 1000
End If
Next
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If foundMag <> -1 Then
Mag = CInt(CDbl(MagString(foundMag) * factor))
Else
Mag = -1
End If
pixScale = 1 / (0.0000089562178047181 * Mag)
End If
magStatusLabel.Text = "Image Mag: " & Mag & "x"
magTxt.Text = Mag.ToString
pixScaleTxt.Text = pixScale.ToString
g = Graphics.FromImage(bmp)
draw = True
img.Close()
Return True
End Function
Private Shared Function getSample(ByVal x As Integer, ByVal y As
Integer, ByVal raster As Integer(), ByVal width As Integer, ByVal
height As Integer) As Color
Dim offset As Integer = (height - y - 1) * width + x
Dim red As Integer = libTiff.Tiff.GetR(raster(offset))
Dim green As Integer = libTiff.Tiff.GetG(raster(offset))
Dim blue As Integer = libTiff.Tiff.GetB(raster(offset))
Return Color.FromArgb(red, green, blue)
End Function
Private Sub SEMImage_MouseDown(ByVal sender As Object, ByVal e As
System.Windows.Forms.MouseEventArgs) Handles PictureBox1.MouseDown
'Set the initial point for the measurement
If draw = True Then
reallyDraw = True
End If
If draw = True And reallyDraw = True Then
p1 = e.Location
End If
End Sub
Private Sub SEMImage_MouseUp(ByVal sender As Object, ByVal e As
System.Windows.Forms.MouseEventArgs) Handles PictureBox1.MouseUp
'Set the final point for measurment
If draw = True Then
If p1.X <> 0 And p1.Y <> 0 Then
reallyDraw = False
If (Control.ModifierKeys And Keys.Control) > 0 Then
'Draw vertical line
p2.Y = e.Location.Y
p2.X = p1.X
ElseIf (Control.ModifierKeys And Keys.Shift) > 0 Then
'Draw horizontal line
p2.Y = p1.Y
p2.X = e.Location.X
Else 'Draw arbitrary straight line
p2 = e.Location
End If
Using p As New Pen('Black', 2)
g.DrawLine(p, p1, p2) 'Actually draw the line
End Using
Me.Refresh()
Dim n As Integer = DataGridView1.Rows.Add()
Dim dist As Double
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'calculate distance in pixels
dist = Sqrt((p2.X - p1.X) ^ 2 + (p2.Y - p1.Y) ^ 2)
'output results
DataGridView1.Rows.Item(n).Cells(1).Value =
dist.ToString
DataGridView1.Rows.Item(n).Cells(0).Value = (pixScale *
dist).ToString
End If
End If
End Sub
Private Sub pictureBox1_Paint(ByVal sender As Object, ByVal e As
PaintEventArgs) Handles PictureBox1.Paint
If draw = True Then
e.Graphics.DrawImageUnscaled(PictureBox1.Image,
Point.Empty)
End If
End Sub
'---------------------------------------------------------------------'The following 2 subroutines allow the user to change the mag, or pixel
scale manually
'---------------------------------------------------------------------Private Sub magTxt_Changed(sender As Object, e As EventArgs)
Handles magTxt.TextChanged
If draw = True Then
Dim response As String
Dim mag As Integer
response = magTxt.Text
mag = CInt(response)
pixScale = 1 / (0.0000089562178047181 * mag)
magStatusLabel.Text = "Image Mag: " & mag & "x"
pixScaleTxt.Text = pixScale.ToString
End If
End Sub
Private Sub pixScaleTxt_Changed(sender As Object, e As EventArgs)
Handles pixScaleTxt.Validated
Dim response As String
Dim mag As Single
response = pixScaleTxt.Text
pixScale = CDbl(response)
mag = CInt(1 / (0.0000089562178047181 * pixScale))
magTxt.Text = mag.ToString
magStatusLabel.Text = "Image Mag: " & mag & "x"
pixScaleTxt.Text = pixScale.ToString
End Sub
End Class
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Appendix C

TFET Automated Analysis Source Code
'Subthreshold Slope From Id-Vg Data
If optIdVgSS.Checked = True Then
Dim SS(Vgnpts - 1, Vdnpts - 1) As Double
Dim SSslice(Vgnpts - 1) As Double
Dim SSmin(2) As Double '(0)=Min SS V,(1)=min SS I,(2)=min SS value
Dim SSminIndex As Integer
'loop through all elements and calculate a pt by pt SS
For i = 0 To Vdnpts - 1
' 3 point averaging
For j = 1 To Vgnpts - 3
SS(j, i) = 1000 * Log(10) * 2 * VgStep / (Log(Id(j + 1,
i)) - Log(Id(j - 1, i)))
Next
'Account for end points in the array
SS(0, i) = SS(1, i)
SS(Vgnpts - 2, i) = SS(Vgnpts - 3, i)
SS(Vgnpts - 1, i) = SS(Vgnpts - 3, i)
'Extract Min SS
SSslice = arraySlice(SS, i) 'Returns a 1-D array
For k = 0 To Vgnpts - 1
If SSslice(k) < 0 Then
SSslice(k) = 999999999999 'This is an arbitrary
unreasonable SS value
End If
Next
SSmin(2) = SSslice.Min
SSminIndex = Array.IndexOf(SSslice, SSmin(2))
SSmin(0) = Vg(SSminIndex)
SSmin(1) = Id(SSminIndex, i)
Next
If optIdVg_SSvI.Checked = True Then 'Recast vs. Current
Dim SSvsI(Vgnpts - 1, 2 * Vdnpts - 1) As Double
For drain = 0 To Vdnpts - 1
For gate = 0 To Vgnpts - 1
SSvsI(gate, 2 * drain) = Id(gate, drain)
SSvsI(gate, 2 * drain + 1) = SS(gate, drain)
Next
Next
End If
'Diode Ideality From Id-Vd Data
If chkbxIdeality.Checked = True Then
Dim Ideality(Vdnpts - 1, Vgnpts - 1) As Double
For i = 0 To Vgnpts - 1
For j = 0 To Vdnpts - 2
Ideality(j, i) = Abs((Vd(i) - Vd(i + 1)) / (0.0259 *
(Log(Id(j, i) / Id(j + 1, i)))))
Next
Next
End If
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'Extraction of Current At Specific Voltages From Id-Vd Data
Public Function findI0(atV() As Double, V() As Double, I() As Double)
'Function to extract values of current at the voltage closest to those
listed in atV()
Dim nIter As Integer = atV.Length
Dim V0I0(nIter - 1, 1) As Double
Dim diff(V.Length - 1) As Double
Dim minValue As Double
Dim index As Integer
For z = 0 To nIter - 1
For y = 0 To V.Length - 1
diff(y) = Abs(V(y) - (atV(z))) 'looking for index where
diff is smallest in magnitude
Next
minValue = diff.Min
index = Array.IndexOf(diff, minValue)
V0I0(z, 0) = V(index)
V0I0(z, 1) = Abs(I(index))
Next
Return V0I0
End Function
'Course Subthreshold Slope From Id-Vd Data
If chkbxIdVdSubthreshold.Checked = True Then
Dim SS(Vgnpts - 2, extractI0.GetLength(1) - 1) As Double
Dim SSVolt(V0I0.GetLength(0) - 1) As Double
Dim SSVgAvg(Vgnpts - 2, 0) As Double
For h = 0 To V0I0.GetLength(0) - 1
SSVolt(h) = V0I0(h, 0)
Next
For h = 0 To SS.GetLength(1) - 1
For g = 0 To Vgnpts - 2
SS(g, h) = 1000 * Log(10) * VgStep / (Log(extractI0(g +
1, h)) - Log(extractI0(g, h)))
Next
Next
For h = 0 To SSVgAvg.Length - 1
SSVgAvg(h, 0) = (Vgdbl(h) + Vgdbl(h + 1)) / 2
Next
End If
'PVCR In Id-Vd Data
Public Function pvcr(I() As Double, V() As Double, filterPts As
Integer)
Dim Output(5) As String '(0)=Vp,(1)=Ip,(2)=Iv,(3)=PVCR,(4)=PVCR
Found ("Yes" or "No")
Dim npts As Integer = I.Length - 1
Dim dIdV(npts), weightedAvgdIdV(npts), sum As Double
Dim vZero As Integer = -1
Dim count0 As Integer = 0
Dim iZeros(0) As Integer
Dim tryPeakIndex, tryValleyIndex As Integer
'Using an odd number of filter points to center the data point.
If filterPts Mod 2 = 0 Then
filterPts = filterPts + 1
End
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For z = 1 To npts 'Take the derivative of Id-Vd data
dIdV(z) = (I(z) - I(z - 1)) / (V(z) - V(z - 1))
Next
dIdV(0) = dIdV(1) 'Account for endpoint in array
'Use a moving average filter to smooth the derivative curve
For z = CInt(filterPts / 2) To (npts - CInt(filterPts / 2))
sum = 0
For y = z - CInt(filterPts / 2) To z + CInt(filterPts / 2)
sum = sum + dIdV(y)
Next
weightedAvgdIdV(z) = sum / filterPts
Next
'Account for endpoint in array
For z = 0 To CInt(filterPts / 2) - 1
weightedAvgdIdV(z) = weightedAvgdIdV(CInt(filterPts / 2))
Next
For z = (npts + 1 - CInt(filterPts / 2)) To npts
weightedAvgdIdV(z) = weightedAvgdIdV(npts -CInt(filterPts/2))
Next
'find index of the zero crossing for voltage
For z = 0 To npts - 1
If V(z) * V(z + 1) <= 0 Then 'zero crossing found
If Abs(V(z)) < Abs(V(z + 1)) Then
vZero = z
Else
vZero = z + 1
End If
End If
Next
If vZero = -1 Then 'zero voltage crossing was not found. Assume
whichever voltage is smallest in magnitude is closest to 0V.
If Abs(V(0)) > Abs(V(npts - 1)) Then
vZero = npts - 1
Else
vZero = 0
End If
End If
'find 0 crossings in derivative to find peak/valley
For z = 0 To npts - 1
If weightedAvgdIdV(z) * weightedAvgdIdV(z + 1) <= 0 Then
'zero crossing found
If z < vZero - 1 Or z > vZero + 1 Then 'Ignore the
crossing associated at 0V due to abs value of I.
If Abs(weightedAvgdIdV(z)) < Abs(weightedAvgdIdV(z
+ 1)) Then 'z is closer to 0
ReDim Preserve iZeros(count0)
iZeros(count0) = z
Else 'z+1 is closer to 0
ReDim Preserve iZeros(count0)
iZeros(count0) = z + 1
End If
count0 = count0 + 1
End If
End If
Next
If count0 < 2 Then 'No PVCR found. Add dummy data to Output
Output = {" ", " ", " ", " ", " ", "No"}
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GoTo exitFcn
End If
'Look at zero crossings and see which ones are most promising
'Finding the zero crossing closest to 0V
Dim zeroDiff(count0 - 1) As Double
Dim smallDiff As Double
Dim smallIndex As Integer
For z = 0 To count0 - 1
zeroDiff(z) = Abs(iZeros(z) - vZero)
Next
smallDiff = zeroDiff.Min
smallIndex = Array.IndexOf(zeroDiff, smallDiff)
tryPeakIndex = iZeros(smallIndex)
If iZeros(smallIndex) < vZero And smallIndex > 0 Then
tryValleyIndex = iZeros(smallIndex - 1)
ElseIf iZeros(smallIndex) > vZero And smallIndex < count0-1 Then
tryValleyIndex = iZeros(smallIndex + 1)
End If
If I(tryPeakIndex) > I(tryValleyIndex) Then'Peak and valley found
Dim window, startWindow, valleyRange, peakRange,
valleyIndex, peakIndex As Integer
'Setup window to find min and max values.
'For valley voltage will look for min value between the peak
and 3 points beyond the valley. For the peak will look for
the max value between the valley and 3 points beyond the
peak. If the points beyond the valley reach the end of the
array will reduce the number, likewise if the points beyond
the peak hit 0V the number of points will be reduced.
If tryValleyIndex > 3 And Abs(tryValleyIndex - (npts - 1)) >
3 Then 'If the index of the valley is greater than 3 points
from the end of the array
valleyRange = 3
Else 'The valley index is near the edge of the array. Will
search to the end of the array.
valleyRange = {tryValleyIndex, Abs(tryValleyIndex (npts - 1))}.Min
End If
If tryPeakIndex > tryValleyIndex Then
startWindow = tryValleyIndex - valleyRange
Else
startWindow = tryPeakIndex
End If
window = Abs(tryValleyIndex - tryPeakIndex) + valleyRange
Dim dataWindow(window) As Double
For z = 0 To window
dataWindow(z) = I(startWindow + z)
Next
'valleyIndex in terms of zoomed window
valleyIndex = Array.IndexOf(dataWindow, dataWindow.Min)
'valley Index in terms of initial array
valleyIndex = valleyIndex + startWindow
'Now looking for the Peak
If Abs(tryPeakIndex - vZero) > 3 Then
peakRange = 3
Else
peakRange = Abs(tryPeakIndex - vZero) - 1
End If
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If tryPeakIndex > tryValleyIndex Then
startWindow = tryValleyIndex
Else
startWindow = tryPeakIndex - peakRange
End If
window = Abs(tryValleyIndex - tryPeakIndex) + peakRange
ReDim dataWindow(window)
For z = 0 To window
dataWindow(z) = I(startWindow + z)
Next
peakIndex = Array.IndexOf(dataWindow, dataWindow.Max)
peakIndex = peakIndex + startWindow
'Output the results
Output(0) = V(peakIndex)
Output(1) = I(peakIndex)
Output(2) = V(valleyIndex)
Output(3) = I(valleyIndex)
Output(4) = I(peakIndex) / I(valleyIndex)
Output(5) = "Yes"
Else 'Peak and Valley not found. Giving Up The Search.
Output = {" ", " ", " ", " ", " ", "No"}
GoTo exitFcn
End If
Return Output
End Function
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